



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



Hardware

CPU Name: Intel Xeon Silver 4514Y
 Max MHz: 3400
 Nominal: 2000
 Enabled: 32 cores, 2 chips
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 30 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-5600B-R, running at 4400)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP5
 5.14.21-150500.53-default
 Compiler: C/C++: Version 2023.2.3 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2023.2.3 of Intel Fortran Compiler for Linux;
 Parallel: Yes
 Firmware: Version 4.3.3a released Jan-2024
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer power save with minimal impact on performance



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Results Table

Benchmark	Base						Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	32	208	8.54	208	8.54	208	8.54	32	189	9.39	189	9.38	189	9.41
602.gcc_s	32	371	10.7	374	10.7	376	10.6	32	359	11.1	357	11.2	357	11.1
605.mcf_s	32	237	19.9	237	20.0	237	19.9	32	237	19.9	237	20.0	237	19.9
620.omnetpp_s	32	159	10.2	156	10.5	155	10.5	32	159	10.2	156	10.5	155	10.5
623.xalancbmk_s	32	119	11.9	118	12.0	119	12.0	32	119	11.9	118	12.0	119	12.0
625.x264_s	32	91.6	19.3	91.4	19.3	91.5	19.3	32	87.4	20.2	87.2	20.2	87.3	20.2
631.deepsjeng_s	32	224	6.41	224	6.38	224	6.39	32	224	6.41	224	6.38	224	6.39
641.leela_s	32	330	5.17	330	5.17	330	5.17	32	330	5.17	330	5.17	330	5.17
648.exchange2_s	32	129	22.8	129	22.8	129	22.8	32	129	22.8	129	22.8	129	22.8
657.xz_s	32	284	21.8	286	21.6	283	21.8	32	284	21.8	286	21.6	283	21.8

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology set to Disabled
Sub NUMA Clustering set to Disabled
LLC Dead Line set to Disabled
ADDDC Sparing set to Disabled
Processor C6 Report set to Enabled
UPI Power Management set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Wed Feb 28 20:56:25 2024

SUT (System Under Test) info as seen by some common utilities.

----- Table of contents -----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

1. uname -a
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)
x86_64 x86_64 x86_64 GNU/Linux

2. w
20:56:25 up 1 min, 1 user, load average: 0.32, 0.11, 0.04
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root tty1 - 20:56 8.00s 1.27s 0.12s -bash

3. Username
From environment variable \$USER: root

4. ulimit -a

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

core file size      (blocks, -c) unlimited
data seg size      (kbytes, -d) unlimited
scheduling priority (-e) 0
file size          (blocks, -f) unlimited
pending signals    (-i) 4127026
max locked memory  (kbytes, -l) 64
max memory size    (kbytes, -m) unlimited
open files         (-n) 1024
pipe size          (512 bytes, -p) 8
POSIX message queues (bytes, -q) 819200
real-time priority (-r) 0
stack size        (kbytes, -s) unlimited
cpu time          (seconds, -t) unlimited
max user processes (-u) 4127026
virtual memory    (kbytes, -v) unlimited
file locks        (-x) unlimited

```

```

-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2023.2.3-lin-sapphirerapids-speed-20231121.cfg --define cores=32
--tune all -o all --define drop_caches intspeed
runcpu --define default-platform-flags --configfile ic2023.2.3-lin-sapphirerapids-speed-20231121.cfg
--define cores=32 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune
base:peak --size refspeak intspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.018/templogs/preenv.intspeed.018.0.log --lognum 018.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

```

-----
6. /proc/cpuinfo
model name      : INTEL(R) XEON(R) SILVER 4514Y
vendor_id      : GenuineIntel
cpu family     : 6
model          : 207
stepping       : 2
microcode      : 0x21000200
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs eibrs_pbrsb
cpu cores     : 16
siblings      : 16
2 physical ids (chips)
32 processors (hardware threads)
physical id 0: core ids 0-15
physical id 1: core ids 0-15
physical id 0: apicids 0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30
physical id 1: apicids 128,130,132,134,136,138,140,142,144,146,148,150,152,154,156,158
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.

```

```

-----
7. lscpu
From lscpu from util-linux 2.37.4:
Architecture:      x86_64
CPU op-mode(s):    32-bit, 64-bit
Address sizes:      46 bits physical, 57 bits virtual
Byte Order:        Little Endian

```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

CPU(s): 32
On-line CPU(s) list: 0-31
Vendor ID: GenuineIntel
Model name: INTEL(R) XEON(R) SILVER 4514Y
CPU family: 6
Model: 207
Thread(s) per core: 1
Core(s) per socket: 16
Socket(s): 2
Stepping: 2
CPU max MHz: 3400.0000
CPU min MHz: 800.0000
BogoMIPS: 4000.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1
sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand
lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3
invpcid_single cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow
vmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep
bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp
hwp_act_window hwp_epp hwp_pkg_req hfi avx512vbmi umip pku ospke waitpkg
avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme
avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16
amx_tile flush_l1d arch_capabilities

Virtualization: VT-x
L1d cache: 1.5 MiB (32 instances)
L1i cache: 1 MiB (32 instances)
L2 cache: 64 MiB (32 instances)
L3 cache: 60 MiB (2 instances)
NUMA node(s): 2
NUMA node0 CPU(s): 0-15
NUMA node1 CPU(s): 16-31
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBRSE-eIBRS SW
sequence
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

```

```

From lscpu --cache:
NAME ONE-SIZE ALL-SIZE WAYS TYPE LEVEL SETS PHY-LINE COHERENCY-SIZE
L1d 48K 1.5M 12 Data 1 64 1 64
L1i 32K 1M 8 Instruction 1 64 1 64
L2 2M 64M 16 Unified 2 2048 1 64
L3 30M 60M 15 Unified 3 32768 1 64

```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0-15
node 0 size: 515741 MB
node 0 free: 514934 MB
node 1 cpus: 16-31
node 1 size: 516045 MB
node 1 free: 515305 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10

```

9. /proc/meminfo

MemTotal: 1056549392 kB

10. who -r

run-level 3 Feb 28 20:55

11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)

```

Default Target Status
multi-user      running

```

12. Services, from systemctl list-unit-files

```

STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance issue-generator
                kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog smartd sshd
                systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled       autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                firewallld gpm grub2-once haveged haveged-switch-root ipmi ipmievd issue-add-ssh-keys
                kexec-load ksm kvm_stat lunmask man-db-create multipathd nfs nfs-blkmap rpcbind
                rpmconfigcheck rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd svnservice
                systemd-boot-check-no-failures systemd-network-generator systemd-sysext
                systemd-time-wait-sync systemd-timesyncd udisks2
indirect       wickedd

```

13. Linux kernel boot-time arguments, from /proc/cmdline

```

BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default
root=UUID=ec07819c-bf3e-428b-8399-e735655f61af
splash=silent
mitigations=auto
quiet
security=apparmor

```

14. cpupower frequency-info

```

analyzing CPU 0:
  current policy: frequency should be within 800 MHz and 3.40 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

boost state support:
  Supported: yes

```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

Active: yes

15. sysctl

kernel.numa_balancing	1
kernel.randomize_va_space	2
vm.compaction_proactiveness	20
vm.dirty_background_bytes	0
vm.dirty_background_ratio	10
vm.dirty_bytes	0
vm.dirty_expire_centisecs	3000
vm.dirty_ratio	20
vm.dirty_writeback_centisecs	500
vm.dirtytime_expire_seconds	43200
vm.extfrag_threshold	500
vm.min_unmapped_ratio	1
vm.nr_hugepages	0
vm.nr_hugepages_mempolicy	0
vm.nr_overcommit_hugepages	0
vm.swappiness	1
vm.watermark_boost_factor	15000
vm.watermark_scale_factor	10
vm.zone_reclaim_mode	0

16. /sys/kernel/mm/transparent_hugepage

defrag	[always]	defer	defer+madvise	madvise	never
enabled	[always]	madvise	never		
hpage_pmd_size	2097152				
shmem_enabled	always	within_size	advise	[never]	deny force

17. /sys/kernel/mm/transparent_hugepage/khugepaged

alloc_sleep_millisecs	60000
defrag	1
max_ptes_none	511
max_ptes_shared	256
max_ptes_swap	64
pages_to_scan	4096
scan_sleep_millisecs	10000

18. OS release

```
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP5
```

19. Disk information

```
SPEC is set to: /home/cpu2017
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/sda5       btrfs    60G       15G   44G   26% /home
```

20. /sys/devices/virtual/dmi/id

```
Vendor:      Cisco Systems Inc
Product:     UCSC-C240-M7SX
Serial:      WZP26330JLV
```

21. dmidecode

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

Additional information from dmidecode 3.4 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4400

22. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C240M7.4.3.3a.0.0118241337
BIOS Date: 01/18/2024
BIOS Revision: 5.32

Compiler Version Notes

C | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)
| 657.xz_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak)
| 641.leela_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Fortran | 648.exchange2_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y,
2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w -m64 -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -w -m64 -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

657.xz_s: basepeak = yes
```

C++ benchmarks:

```
620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

641.leela_s: basepeak = yes
```

Fortran benchmarks:

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4514Y, 2.00GHz)

SPECspeed®2017_int_base = 12.2

SPECspeed®2017_int_peak = 12.4

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Optimization Flags (Continued)

648.exchange2_s:basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-02-28 20:56:25-0500.

Report generated on 2024-03-27 20:26:07 by CPU2017 PDF formatter v6716.

Originally published on 2024-03-26.