



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero SDI100A3U-212  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

CPU2017 License: 006042


Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2022

Hardware Availability: Jun-2021

Software Availability: May-2022



### Hardware

CPU Name: Intel Xeon Gold 6354  
 Max MHz: 3600  
 Nominal: 3000  
 Enabled: 36 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 39 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (16 x 64 GB 2Rx4 PC4-3200AA-R)  
 Storage: 1 x 512 GB NVMe SSD  
 Other: None

### Software

OS: Red Hat Enterprise Linux release 8.5 (Ootpa)  
 4.18.0-348.el8.x86\_64  
 Compiler: C/C++: Version 2022.1 of Intel oneAPI DPC++/C++  
 Compiler for Linux;  
 Fortran: Version 2022.1 of Intel Fortran Compiler  
 for Linux;  
 Parallel: Yes  
 Firmware: Version 1.2a released May-2022  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the  
 cost of additional power usage.



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero SDI100A3U-212  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2022

Hardware Availability: Jun-2021

Software Availability: May-2022

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	72	286	6.21	<b><u>286</u></b>	<b><u>6.21</u></b>	285	6.24	72	<b><u>264</u></b>	<b><u>6.72</u></b>	264	6.74	266	6.68
602.gcc_s	72	412	9.67	<b><u>412</u></b>	<b><u>9.67</u></b>	410	9.72	72	393	10.1	394	10.1	<b><u>393</u></b>	<b><u>10.1</u></b>
605.mcf_s	72	<b><u>270</u></b>	<b><u>17.5</u></b>	271	17.4	270	17.5	72	<b><u>270</u></b>	<b><u>17.5</u></b>	271	17.4	270	17.5
620.omnetpp_s	72	225	7.24	226	7.21	<b><u>225</u></b>	<b><u>7.24</u></b>	72	225	7.24	226	7.21	<b><u>225</u></b>	<b><u>7.24</u></b>
623.xalancbmk_s	72	<b><u>77.1</u></b>	<b><u>18.4</u></b>	77.2	18.4	76.8	18.5	72	<b><u>77.1</u></b>	<b><u>18.4</u></b>	77.2	18.4	76.8	18.5
625.x264_s	72	120	14.7	120	14.7	<b><u>120</u></b>	<b><u>14.7</u></b>	72	115	15.4	114	15.4	<b><u>114</u></b>	<b><u>15.4</u></b>
631.deepsjeng_s	72	281	5.09	281	5.09	<b><u>281</u></b>	<b><u>5.09</u></b>	72	281	5.09	281	5.09	<b><u>281</u></b>	<b><u>5.09</u></b>
641.leela_s	72	409	4.17	409	4.17	<b><u>409</u></b>	<b><u>4.17</u></b>	72	409	4.17	409	4.17	<b><u>409</u></b>	<b><u>4.17</u></b>
648.exchange2_s	72	171	17.2	172	17.1	<b><u>171</u></b>	<b><u>17.2</u></b>	72	171	17.2	172	17.1	<b><u>171</u></b>	<b><u>17.2</u></b>
657.xz_s	72	293	21.1	<b><u>293</u></b>	<b><u>21.1</u></b>	293	21.1	72	293	21.1	<b><u>293</u></b>	<b><u>21.1</u></b>	293	21.1

SPECspeed®2017\_int\_base = **10.5**

SPECspeed®2017\_int\_peak = **10.7**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

SPEC has ruled that the compiler used for this result was performing a compilation that specifically improves the performance of the 523.xalancbmk\_r / 623.xalancbmk\_s benchmarks using a priori knowledge of the SPEC code and dataset to perform a transformation that has narrow applicability.

In order to encourage optimizations that have wide applicability (see rule 1.4 [https://www.spec.org/cpu2017/Docs/runrules.html#rule\\_1.4](https://www.spec.org/cpu2017/Docs/runrules.html#rule_1.4)), SPEC will no longer publish results using this optimization.

This result is left in the SPEC results database for historical reference.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,scatter"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"  
OMP\_STACKSIZE = "192M"



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM

memory using Red Hat Enterprise Linux 8.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Power Technology = Custom

ENERGY\_PERF\_BIAS\_CFG mode = Maximum Performance

SNC (Sub NUMA)= Enable

KTI Prefetch= Enable

LLC Dead Line Alloc = Disable

Hyper-Threading = Enabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on icelake2 Tue Sep 27 16:45:01 2022

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
```

```
2 "physical id"s (chips)
```

```
72 "processors"
```

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 18
```

```
siblings : 36
```

```
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
```

```
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
```

From lscpu from util-linux 2.32.1:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 72

On-line CPU(s) list: 0-71

Thread(s) per core: 2

Core(s) per socket: 18

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

BIOS Vendor ID: Intel(R) Corporation

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Platform Notes (Continued)

```

CPU family:          6
Model:               106
Model name:          Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
BIOS Model name:     Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
Stepping:            6
CPU MHz:             3000.000
BogoMIPS:            6000.00
Virtualization:      VT-x
L1d cache:           48K
L1i cache:           32K
L2 cache:             1280K
L3 cache:            39936K
NUMA node0 CPU(s):   0-8,36-44
NUMA node1 CPU(s):   9-17,45-53
NUMA node2 CPU(s):   18-26,54-62
NUMA node3 CPU(s):   27-35,63-71
Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single
intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
vpid ept_ad fsgsbase tsc_adjust sgx bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt_a
avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect wbnoinvd dtherm ida arat pln pts avx512vbmi umip pku
ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme
avx512_vpopcntdq la57 rdpid sgx_lc fsrm md_clear pconfig flush_l1d arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 39936 KB

```

```

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 36 37 38 39 40 41 42 43 44
node 0 size: 257632 MB
node 0 free: 243691 MB
node 1 cpus: 9 10 11 12 13 14 15 16 17 45 46 47 48 49 50 51 52 53
node 1 size: 258006 MB
node 1 free: 246293 MB
node 2 cpus: 18 19 20 21 22 23 24 25 26 54 55 56 57 58 59 60 61 62
node 2 size: 258043 MB
node 2 free: 246904 MB
node 3 cpus: 27 28 29 30 31 32 33 34 35 63 64 65 66 67 68 69 70 71
node 3 size: 258041 MB
node 3 free: 246750 MB
node distances:
node  0  1  2  3
0:   10  11  20  20
1:   11  10  20  20
2:   20  20  10  11
3:   20  20  11  10

```

```

From /proc/meminfo
MemTotal:      1056486184 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Platform Notes (Continued)

```

/sbin/tuned-adm active
Current active profile: throughput-performance

From /etc/*release* /etc/*version*
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.5 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.5"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.5 (Ootpa)"
ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8::baseos

uname -a:
Linux icelake2 4.18.0-348.el8.x86_64 #1 SMP Mon Oct 4 12:17:22 EDT 2021 x86_64 x86_64
x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):           Not affected
CVE-2018-3620 (L1 Terminal Fault):       Not affected
Microarchitectural Data Sampling:        Not affected
CVE-2017-5754 (Meltdown):                Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
                                           Bypass disabled via prctl and
                                           seccomp
CVE-2017-5753 (Spectre variant 1):       Mitigation: usercopy/swapgs
                                           barriers and __user pointer
                                           sanitization
CVE-2017-5715 (Spectre variant 2):       Mitigation: Enhanced IBRS, IBPB:
                                           conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Sep 26 18:21

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/rhel-home xfs  402G  154G  248G  39% /home

From /sys/devices/virtual/dmi/id
Vendor:          Tyrone Systems
Product:         Tyrone Camarero SDI100A3U-212
Product Family:  SMC X12

Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to
allow hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
16x Samsung M393A8G40AB2-CWE 64 GB 2 rank 3200

BIOS:
BIOS Vendor:     American Megatrends International, LLC.
BIOS Version:    1.2a
BIOS Date:       05/12/2022

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero SDI100A3U-212  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2022

Hardware Availability: Jun-2021

Software Availability: May-2022

## Platform Notes (Continued)

BIOS Revision: 5.22

(End of data from sysinfo program)

## Compiler Version Notes

```

=====
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)
      | 657.xz_s(base, peak)
=====

```

```

-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
-----

```

```

=====
C++   | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak)
      | 641.leela_s(base, peak)
=====

```

```

-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
-----

```

```

=====
Fortran | 648.exchange2_s(base, peak)
=====

```

```

-----
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
-----

```

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Base Portability Flags

```

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Base Portability Flags (Continued)

631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp  
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-m64 -g -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -g -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -m64 -g -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2 -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-strict-overflow -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

```
602.gcc_s: -m64 -g -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2 -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

605.mcf\_s: basepeak = yes

```
625.x264_s: -m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

657.xz\_s: basepeak = yes

C++ benchmarks:

620.omnetpp\_s: basepeak = yes

623.xalancbmk\_s: basepeak = yes

631.deepsjeng\_s: basepeak = yes

641.leela\_s: basepeak = yes

Fortran benchmarks:

648.exchange2\_s: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.html>





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**Tyrone Camarero SDI100A3U-212**  
(3.00 GHz, Intel Xeon Gold 6354)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = 10.7

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Oct-2022  
**Hardware Availability:** Jun-2021  
**Software Availability:** May-2022

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2022-09-27 07:15:01-0400.  
Report generated on 2024-01-29 17:09:49 by CPU2017 PDF formatter v6716.  
Originally published on 2022-11-22.