



# SPEC® CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

**SPECint\_rate2006 = 458**

**SPECint\_rate\_base2006 = 437**

**CPU2006 license:** 9019


**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jul-2017



### Hardware

CPU Name:	Intel Xeon Bronze 3106
CPU Characteristics:	
CPU MHz:	1700
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	1 MB I+D on chip per core
L3 Cache:	11 MB I+D on chip per chip
Other Cache:	None
Memory:	384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2133)
Disk Subsystem:	1 x 600 GB SAS HDD, 10K RPM
Other Hardware:	None

### Software

Operating System:	SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler:	C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
	Fortran: Version 18.0.0.128 of Intel Fortran
Auto Parallel:	Yes
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

**SPECint\_rate2006 = 458**

**SPECint\_rate\_base2006 = 437**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jul-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	16	486	322	<b>486</b>	<b>322</b>	486	322	16	413	378	<b>413</b>	<b>378</b>	414	378
401.bzip2	16	826	187	<b>825</b>	<b>187</b>	824	187	16	<b>757</b>	<b>204</b>	757	204	756	204
403.gcc	16	384	336	<b>384</b>	<b>336</b>	384	335	16	382	337	375	343	<b>376</b>	<b>343</b>
429.mcf	16	225	649	223	653	<b>224</b>	<b>650</b>	16	225	649	223	653	<b>224</b>	<b>650</b>
445.gobmk	16	716	234	<b>716</b>	<b>234</b>	716	234	16	729	230	<b>729</b>	<b>230</b>	729	230
456.hammer	16	<b>241</b>	<b>619</b>	243	615	240	623	16	216	691	<b>216</b>	<b>691</b>	216	691
458.sjeng	16	710	273	<b>710</b>	<b>273</b>	710	273	16	<b>662</b>	<b>293</b>	661	293	662	292
462.libquantum	16	<b>72.7</b>	<b>4560</b>	72.7	4560	72.6	4570	16	<b>72.7</b>	<b>4560</b>	72.7	4560	72.6	4570
464.h264ref	16	680	521	<b>680</b>	<b>521</b>	679	521	16	<b>657</b>	<b>539</b>	662	535	657	539
471.omnetpp	16	394	254	394	254	<b>394</b>	<b>254</b>	16	360	278	360	278	<b>360</b>	<b>278</b>
473.astar	16	456	246	<b>456</b>	<b>246</b>	456	246	16	456	246	<b>456</b>	<b>246</b>	456	246
483.xalancbmk	16	<b>175</b>	<b>630</b>	175	629	175	630	16	<b>175</b>	<b>630</b>	175	629	175	630

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux Thu Dec 14 01:22:46 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Bronze 3106 CPU @ 1.70GHz

2 "physical id"s (chips)

16 "processors"

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

**SPECint\_rate2006 = 458**

**SPECint\_rate\_base2006 = 437**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jul-2017

## Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings   : 8
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
cache size : 11264 KB
```

```
From /proc/meminfo
MemTotal:      394667604 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or
  release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 1 01:54
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda1        xfs   280G  145G  135G  52% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2133 MHz

(End of data from sysinfo program)



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems	<b>SPECint_rate2006 =</b>	<b>458</b>
Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)	<b>SPECint_rate_base2006 =</b>	<b>437</b>
<b>CPU2006 license:</b> 9019	<b>Test date:</b>	Dec-2017
<b>Test sponsor:</b> Cisco Systems	<b>Hardware Availability:</b>	Aug-2017
<b>Tested by:</b> Cisco Systems	<b>Software Availability:</b>	Jul-2017

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/intel/lib/ia32:/opt/intel/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)  
is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)  
is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)  
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on  
past performance using the historical hardware and/or  
software described on this result page.

The system as described on this result page was formerly  
generally available. At the time of this publication, it may  
not be shipping, and/or may not be supported, and/or may fail  
to meet other tests of General Availability described in the  
SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result  
that would be measured were this benchmark run with hardware  
and software available as of the publication date.

## Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/lib/ia32

## Base Portability Flags

400.perlbench: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX\_IA32  
401.bzip2: -D\_FILE\_OFFSET\_BITS=64  
403.gcc: -D\_FILE\_OFFSET\_BITS=64  
429.mcf: -D\_FILE\_OFFSET\_BITS=64  
445.gobmk: -D\_FILE\_OFFSET\_BITS=64

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems Cisco UCS B200 M5 (Intel Xeon Bronze 3106, 1.70 GHz)	<b>SPECint_rate2006 =</b> 458 <b>SPECint_rate_base2006 =</b> 437
<b>CPU2006 license:</b> 9019	<b>Test date:</b> Dec-2017
<b>Test sponsor:</b> Cisco Systems	<b>Hardware Availability:</b> Aug-2017
<b>Tested by:</b> Cisco Systems	<b>Software Availability:</b> Jul-2017

## Base Portability Flags (Continued)

```
456.hammer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

## Base Optimization Flags

C benchmarks:

```
-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3
-Wl,-z,muldefs -L/home/cpu2006-1.2/sh10.2 -lsmartheap
```

## Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=__alloca
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32 -L/opt/intel/lib/ia32
```

```
400.perlbench: icc -m64
```

```
401.bzip2: icc -m64
```

```
456.hammer: icc -m64
```

```
458.sjeng: icc -m64
```

C++ benchmarks:

```
icpc -m32 -L/opt/intel/lib/ia32
```



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

**SPECint\_rate2006 = 458**

**SPECint\_rate\_base2006 = 437**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Jul-2017

## Peak Portability Flags

```

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

```

## Peak Optimization Flags

C benchmarks:

```

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -qopt-prefetch -auto-ilp32
               -qopt-mem-layout-trans=3

403.gcc: -xHOST -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xHOST -ipo -O3 -no-prec-div -unroll12 -auto-ilp32
               -qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -unroll14 -auto-ilp32
               -qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -unroll12 -qopt-mem-layout-trans=3

```

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3106,  
1.70 GHz)

**SPECint\_rate2006 = 458**

**SPECint\_rate\_base2006 = 437**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Jul-2017

## Peak Optimization Flags (Continued)

C++ benchmarks:

```
471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
             -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
             -no-prec-div(pass 2)
             -qopt-ra-region-strategy=block
             -qopt-mem-layout-trans=3 -Wl,-z,muldefs
             -L/home/cpu2006-1.2/sh10.2 -lsmartheap
```

```
473.astar: basepeak = yes
```

```
483.xalancbmk: basepeak = yes
```

## Peak Other Flags

C benchmarks:

```
403.gcc: -Dalloca=__alloca
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Fri Apr 20 19:48:03 2018 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 23 February 2018.