



# SPEC® CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

**SPECint®\_rate2006 = 3290**

**SPECint\_rate\_base2006 = 3120**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017



### Hardware

**CPU Name:** Intel Xeon Gold 6146  
**CPU Characteristics:** Intel Turbo Boost Technology up to 4.20 GHz  
**CPU MHz:** 3200  
**FPU:** Integrated  
**CPU(s) enabled:** 48 cores, 4 chips, 12 cores/chip, 2 threads/core  
**CPU(s) orderable:** 2,4 chips  
**Primary Cache:** 32 KB I + 32 KB D on chip per core  
**Secondary Cache:** 1 MB I+D on chip per core  
**L3 Cache:** 24.75 MB I+D on chip per chip  
**Other Cache:** None  
**Memory:** 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
**Disk Subsystem:** 1 x 600 GB SAS HDD, 10K RPM  
**Other Hardware:** None

### Software

**Operating System:** SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
**Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran  
**Auto Parallel:** Yes  
**File System:** xfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 32-bit  
**Peak Pointers:** 32/64-bit  
**Other Software:** Microquill SmartHeap V10.2



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECint\_rate2006 = 3290

SPECint\_rate\_base2006 = 3120

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Nov-2017  
Hardware Availability: Aug-2017  
Software Availability: Apr-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	96	<b>421</b>	<b>2230</b>	422	2220	420	2230	96	352	2660	<b>353</b>	<b>2660</b>	354	2650
401.bzip2	96	678	1370	<b>680</b>	<b>1360</b>	680	1360	96	<b>650</b>	<b>1430</b>	648	1430	650	1420
403.gcc	96	356	2170	<b>357</b>	<b>2160</b>	358	2160	96	351	2200	<b>349</b>	<b>2210</b>	349	2220
429.mcf	96	211	4150	211	4150	<b>211</b>	<b>4150</b>	96	211	4150	211	4150	<b>211</b>	<b>4150</b>
445.gobmk	96	<b>521</b>	<b>1930</b>	521	1930	524	1920	96	522	1930	524	1920	<b>523</b>	<b>1930</b>
456.hammer	96	202	4430	<b>200</b>	<b>4470</b>	200	4480	96	164	5450	164	5460	<b>164</b>	<b>5460</b>
458.sjeng	96	568	2040	<b>569</b>	<b>2040</b>	571	2040	96	539	2160	<b>540</b>	<b>2150</b>	541	2150
462.libquantum	96	34.6	57500	34.9	57100	<b>34.8</b>	<b>57100</b>	96	34.6	57500	34.9	57100	<b>34.8</b>	<b>57100</b>
464.h264ref	96	614	3460	607	3500	<b>611</b>	<b>3480</b>	96	582	3650	<b>588</b>	<b>3610</b>	589	3610
471.omnetpp	96	424	1420	425	1410	<b>425</b>	<b>1410</b>	96	<b>388</b>	<b>1550</b>	389	1540	388	1550
473.astar	96	<b>396</b>	<b>1700</b>	396	1700	395	1710	96	<b>396</b>	<b>1700</b>	396	1700	395	1710
483.xalancbmk	96	178	3710	<b>178</b>	<b>3710</b>	178	3720	96	178	3710	<b>178</b>	<b>3710</b>	178	3720

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993  
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
running on linux-vb5q Fri Nov 17 17:01:41 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6146 CPU @ 3.20GHz  
Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

**SPECint\_rate2006 = 3290**

**SPECint\_rate\_base2006 = 3120**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

### Platform Notes (Continued)

```

4 "physical id"s (chips)
96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 12
siblings  : 24
physical 0: cores 0 3 4 5 6 7 16 18 19 20 21 22
physical 1: cores 0 3 4 5 6 7 16 18 19 20 21 22
physical 2: cores 0 1 3 9 10 16 18 19 24 25 26 27
physical 3: cores 0 1 3 9 10 16 18 19 24 25 26 27
cache size : 25344 KB

```

```

From /proc/meminfo
MemTotal:      791027864 kB
HugePages_Total:    0
Hugepagesize:    2048 kB

```

```

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

```

uname -a:
Linux linux-vb5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Jan 1 10:26

```

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   280G   97G  183G  35% /

```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017  
 Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECint\_rate2006 = 3290

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECint\_rate\_base2006 = 3120

CPU2006 license: 9019

Test date: Nov-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

## Platform Notes (Continued)

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/intel/lib/ia32:/opt/intel/lib/intel64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

## Base Portability Flags

400.perlbench: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX\_IA32

401.bzip2: -D\_FILE\_OFFSET\_BITS=64

403.gcc: -D\_FILE\_OFFSET\_BITS=64

429.mcf: -D\_FILE\_OFFSET\_BITS=64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmer: -D\_FILE\_OFFSET\_BITS=64

458.sjeng: -D\_FILE\_OFFSET\_BITS=64

462.libquantum: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

464.h264ref: -D\_FILE\_OFFSET\_BITS=64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -D\_FILE\_OFFSET\_BITS=64

483.xalancbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS B480 M5 (Intel Xeon Gold 6146,  
3.20 GHz)

**SPECint\_rate2006 = 3290**

**SPECint\_rate\_base2006 = 3120**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Base Optimization Flags

C benchmarks:

`-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3`

C++ benchmarks:

`-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3  
-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmarheap`

## Base Other Flags

C benchmarks:

`403.gcc: -Dalloca=_alloca`

## Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`

`400.perlbench: icc -m64`

`401.bzip2: icc -m64`

`456.hmmer: icc -m64`

`458.sjeng: icc -m64`

C++ benchmarks:

`icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`

## Peak Portability Flags

`400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`

`401.bzip2: -DSPEC_CPU_LP64`

`403.gcc: -D_FILE_OFFSET_BITS=64`

`429.mcf: -D_FILE_OFFSET_BITS=64`

`445.gobmk: -D_FILE_OFFSET_BITS=64`

`456.hmmer: -DSPEC_CPU_LP64`

`458.sjeng: -DSPEC_CPU_LP64`

`462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`

`464.h264ref: -D_FILE_OFFSET_BITS=64`

`471.omnetpp: -D_FILE_OFFSET_BITS=64`

`473.astar: -D_FILE_OFFSET_BITS=64`

`483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146,  
3.20 GHz)

SPECint\_rate2006 = 3290

SPECint\_rate\_base2006 = 3120

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

403.gcc: -xHOST -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xHOST -ipo -O3 -no-prec-div -unroll2 -auto-ilp32  
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto-ilp32  
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2)  
-qopt-ra-region-strategy=block  
-qopt-mem-layout-trans=3 -Wl,-z,muldefs  
-L/opt/cpu2006-1.2/sh10.2 -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes



# SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6146, 3.20 GHz)

SPECint\_rate2006 = 3290

SPECint\_rate\_base2006 = 3120

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Nov-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Fri Apr 20 19:21:06 2018 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 26 December 2017.