



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp®_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Platinum 8170M
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
 CPU MHz: 2100
 FPU: Integrated
 CPU(s) enabled: 104 cores, 4 chips, 26 cores/chip, 2 threads/core
 CPU(s) orderable: 2,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 5 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 35.75 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	208	1245	2270	<u>1245</u>	<u>2270</u>	1244	2270	208	1245	2270	<u>1243</u>	<u>2270</u>	1243	2270
416.gamess	208	1020	3990	1019	4000	<u>1019</u>	<u>4000</u>	208	987	4130	982	4150	<u>986</u>	<u>4130</u>
433.milc	208	870	2190	<u>868</u>	<u>2200</u>	868	2200	208	870	2190	<u>868</u>	<u>2200</u>	868	2200
434.zeusmp	208	496	3820	<u>492</u>	<u>3850</u>	491	3850	208	496	3820	<u>492</u>	<u>3850</u>	491	3850
435.gromacs	208	304	4880	<u>304</u>	<u>4890</u>	303	4900	208	301	4940	301	4930	<u>301</u>	<u>4930</u>
436.cactusADM	208	577	4310	574	4330	<u>574</u>	<u>4330</u>	208	577	4310	574	4330	<u>574</u>	<u>4330</u>
437.leslie3d	208	1192	1640	1191	1640	<u>1192</u>	<u>1640</u>	208	1189	1640	1190	1640	<u>1190</u>	<u>1640</u>
444.namd	208	499	3340	500	3330	<u>500</u>	<u>3340</u>	208	492	3390	<u>492</u>	<u>3390</u>	493	3380
447.dealII	208	379	6270	<u>379</u>	<u>6280</u>	378	6290	208	379	6270	<u>379</u>	<u>6280</u>	378	6290
450.soplex	208	<u>1008</u>	<u>1720</u>	1008	1720	1009	1720	208	956	1820	955	1820	<u>955</u>	<u>1820</u>
453.povray	208	206	5370	<u>207</u>	<u>5350</u>	207	5330	208	176	6280	<u>177</u>	<u>6240</u>	178	6230
454.calculix	208	292	5870	294	5830	<u>294</u>	<u>5840</u>	208	292	5870	294	5830	<u>294</u>	<u>5840</u>
459.GemsFDTD	208	<u>1424</u>	<u>1550</u>	1425	1550	1423	1550	208	1425	1550	1424	1550	<u>1424</u>	<u>1550</u>
465.tonto	208	<u>547</u>	<u>3740</u>	550	3720	545	3750	208	507	4030	<u>521</u>	<u>3930</u>	525	3900
470.lbm	208	<u>913</u>	<u>3130</u>	913	3130	913	3130	208	<u>913</u>	<u>3130</u>	913	3130	913	3130
481.wrf	208	853	2720	<u>854</u>	<u>2720</u>	855	2720	208	853	2720	<u>854</u>	<u>2720</u>	855	2720
482.sphinx3	208	1264	3210	<u>1262</u>	<u>3210</u>	1261	3210	208	1264	3210	<u>1262</u>	<u>3210</u>	1261	3210

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-g4f1 Thu Sep 21 19:32:36 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8170M CPU @ 2.10GHz
 4 "physical id"s (chips)
 208 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 26
  siblings  : 52
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
 26 27 28 29
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
 26 27 28 29
  physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
 26 27 28 29
  physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
 26 27 28 29
cache size : 36608 KB
```

```
From /proc/meminfo
MemTotal: 790966880 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

```

ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-g4f1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 5 Oct 21 15:58

SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda6       xfs   871G   30G  841G   4% /home
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
Memory:
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

```

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.dealII: -DSPEC_CPU_LP64
 450.soplex: -DSPEC_CPU_LP64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks (except as noted below):

icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.deallI: -DSPEC_CPU_LP64
 450.soplex: -D_FILE_OFFSET_BITS=64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32
-qopt-mem-layout-trans=3

447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp_rate2006 = 3300

SPECfp_rate_base2006 = 3240

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Dec 27 12:04:30 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 December 2017.