



SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint®2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017



Hardware

CPU Name: Intel Xeon Platinum 8158
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 3000
FPU: Integrated
CPU(s) enabled: 24 cores, 2 chips, 12 cores/chip
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core
L3 Cache: 24.75 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = **79.3**

SPECint_base2006 = **75.8**

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	211	46.4	213	45.8	<u>211</u>	<u>46.3</u>	184	53.2	<u>184</u>	<u>53.2</u>	184	53.2
401.bzip2	341	28.3	342	28.3	<u>341</u>	<u>28.3</u>	339	28.4	<u>339</u>	<u>28.4</u>	339	28.4
403.gcc	195	41.2	<u>195</u>	<u>41.2</u>	195	41.2	<u>194</u>	<u>41.5</u>	195	41.3	191	42.0
429.mcf	<u>115</u>	<u>79.4</u>	115	79.5	115	79.4	<u>116</u>	<u>78.7</u>	118	77.3	116	78.8
445.gobmk	308	34.0	<u>309</u>	<u>34.0</u>	309	34.0	<u>308</u>	<u>34.0</u>	308	34.0	308	34.0
456.hammer	95.0	98.2	95.2	98.1	<u>95.0</u>	<u>98.2</u>	95.0	98.2	95.2	98.1	<u>95.0</u>	<u>98.2</u>
458.sjeng	<u>320</u>	<u>37.8</u>	320	37.8	320	37.8	319	38.0	318	38.0	<u>318</u>	<u>38.0</u>
462.libquantum	2.70	7670	<u>2.68</u>	<u>7720</u>	2.67	7760	2.70	7670	<u>2.68</u>	<u>7720</u>	2.67	7760
464.h264ref	310	71.4	<u>310</u>	<u>71.5</u>	306	72.3	310	71.4	<u>310</u>	<u>71.5</u>	306	72.3
471.omnetpp	173	36.1	170	36.7	<u>172</u>	<u>36.4</u>	<u>129</u>	<u>48.6</u>	127	49.2	139	45.0
473.astar	178	39.5	<u>178</u>	<u>39.5</u>	179	39.2	180	39.1	<u>180</u>	<u>39.1</u>	179	39.1
483.xalancbmk	<u>82.9</u>	<u>83.2</u>	82.5	83.7	83.3	82.9	73.5	93.9	73.1	94.4	<u>73.4</u>	<u>94.0</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

```

Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-uezu Mon Oct 16 02:43:25 2017

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name : Intel(R) Xeon(R) Platinum 8158 CPU @ 3.00GHz
2 "physical id"s (chips)
24 "processors"

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 12
siblings  : 12
physical 0: cores 0 1 2 3 4 9 10 16 18 19 25 26
physical 1: cores 0 1 3 9 10 16 18 19 24 25 26 27
cache size : 25344 KB
```

From /proc/meminfo

```
MemTotal:      395606588 kB
HugePages_Total: 0
Hugepagesize:   2048 kB
```

From /etc/*release* /etc/*version*

SuSE-release:

```
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
```

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

```
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-uezu 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 12 04:04

SPEC is set to: /opt/cpu2006-1.2

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal        xfs       894G  130G  764G  15% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = */opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32:/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/intel64:/opt/cpu2006-1.2/sh10.2*

OMP_NUM_THREADS = "24"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -DSPEC_CPU_LP64

456.hmmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -DSPEC_CPU_LP64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

-auto-p32

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32

-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmartheap64



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

C++ benchmarks (except as noted below):

icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -D_FILE_OFFSET_BITS=64

456.hmmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -D_FILE_OFFSET_BITS=64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-prefetch

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div -auto-ilp32 -qopt-prefetch

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Peak Optimization Flags (Continued)

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-qopt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-qopt-prefetch -auto-p32

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)

456.hmmr: basepeak = yes

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-ra-region-strategy=block
-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmarheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-auto-p32 -Wl,-z,muldefs
-L/opt/cpu2006-1.2/sh10.2 -lsmarheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmarheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8158, 3.00GHz)

SPECint2006 = 79.3

SPECint_base2006 = 75.8

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Nov 1 00:54:51 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 31 October 2017.