



# SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp<sub>®</sub>\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017



<b>Hardware</b>		<b>Software</b>	
CPU Name:	Intel Xeon Gold 6126	Operating System:	SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
CPU Characteristics:	Intel Turbo Boost Technology up to 3.70 GHz	Compiler:	C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
CPU MHz:	2600		Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
FPU:	Integrated	Auto Parallel:	Yes
CPU(s) enabled:	48 cores, 4 chips, 12 cores/chip, 2 threads/core	File System:	xfs
CPU(s) orderable:	2,4 chips	System State:	Run level 3 (multi-user)
Primary Cache:	32 KB I + 32 KB D on chip per core		
Secondary Cache:	1 MB I+D on chip per core		

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

L3 Cache: 19.25 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
 Disk Subsystem: 1 x 400 GB SAS SSD  
 Other Hardware: None

Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	96	648	2010	647	2020	<b>648</b>	<b>2010</b>	96	648	2010	647	2020	<b>648</b>	<b>2010</b>
416.gamess	96	863	2180	<b>863</b>	<b>2180</b>	864	2170	96	<b>836</b>	<b>2250</b>	836	2250	<b>836</b>	<b>2250</b>
433.milc	96	<b>444</b>	<b>1980</b>	444	1990	444	1980	96	<b>444</b>	<b>1980</b>	444	1990	<b>444</b>	<b>1980</b>
434.zeusmp	96	317	2750	<b>317</b>	<b>2750</b>	318	2750	96	317	2750	<b>317</b>	<b>2750</b>	318	2750
435.gromacs	96	255	2690	254	2700	<b>255</b>	<b>2690</b>	96	251	2730	252	2720	<b>252</b>	<b>2720</b>
436.cactusADM	96	391	2940	390	2940	<b>390</b>	<b>2940</b>	96	391	2940	390	2940	<b>390</b>	<b>2940</b>
437.leslie3d	96	635	1420	<b>635</b>	<b>1420</b>	634	1420	96	634	1420	637	1420	<b>635</b>	<b>1420</b>
444.namd	96	<b>428</b>	<b>1800</b>	430	1790	427	1800	96	423	1820	<b>424</b>	<b>1820</b>	424	1820
447.dealII	96	319	3440	<b>320</b>	<b>3430</b>	320	3430	96	319	3440	<b>320</b>	<b>3430</b>	320	3430
450.soplex	96	561	1430	<b>560</b>	<b>1430</b>	559	1430	96	<b>533</b>	<b>1500</b>	533	1500	<b>533</b>	1500
453.povray	96	170	3010	170	3010	<b>170</b>	<b>3010</b>	96	145	3520	<b>145</b>	<b>3510</b>	145	3510
454.calculix	96	236	3360	<b>236</b>	<b>3360</b>	236	3360	96	236	3360	<b>236</b>	<b>3360</b>	236	3360
459.GemsFDTD	96	790	1290	788	1290	<b>789</b>	<b>1290</b>	96	791	1290	789	1290	<b>789</b>	<b>1290</b>
465.tonto	96	405	2330	404	2340	<b>405</b>	<b>2330</b>	96	384	2460	386	2450	<b>385</b>	<b>2450</b>
470.lbm	96	526	2510	<b>526</b>	<b>2510</b>	526	2510	96	526	2510	<b>526</b>	<b>2510</b>	526	2510
481.wrf	96	<b>454</b>	<b>2360</b>	456	2350	451	2380	96	<b>454</b>	<b>2360</b>	456	2350	451	2380
482.sphinx3	96	891	2100	<b>890</b>	<b>2100</b>	888	2110	96	891	2100	<b>890</b>	<b>2100</b>	888	2110

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
 Intel HyperThreading Technology set to Enabled  
 CPU performance set to Enterprise

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes (Continued)

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-wjnw Mon Aug 28 21:08:03 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
        4 "physical id"s (chips)
        96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 12
siblings : 24
physical 0: cores 0 1 3 4 5 6 8 9 10 11 12 13
physical 1: cores 0 1 3 4 5 6 8 9 10 11 12 13
physical 2: cores 0 1 2 3 4 5 6 8 9 11 12 13
physical 3: cores 0 1 3 4 5 6 8 9 10 11 12 13
cache size : 19712 KB
```

```
From /proc/meminfo
MemTotal:      791190316 kB
HugePages_Total:      0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-wjnw 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
Continued on next page
```



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes (Continued)

run-level 3 Aug 28 21:06

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sda2        xfs   321G   73G  249G  23% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C480M5.3.1.0.272.0613172154 06/13/2017
Memory:
 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz
```

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/lib/ia32:/opt/cpu2006-1.2/lib/intel64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Base Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
    437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
    447.dealII: -DSPEC_CPU_LP64
    450.soplex: -D_FILE_OFFSET_BITS=64
    453.povray: -DSPEC_CPU_LP64
    454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

```

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
    -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -fno-alias -auto-ilp32
    -qopt-mem-layout-trans=3

```

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -qopt-malloc-options=3  
 -qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
 -qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
 -qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126,  
2.60GHz)

**SPECfp\_rate2006 = 2280**

**SPECfp\_rate\_base2006 = 2240**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Sep 20 11:05:01 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 19 September 2017.