



# SPEC<sup>®</sup> CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp<sup>®</sup>\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



SPECfp\_rate\_base2006 = 1260

SPECfp\_rate2006 = 1280

### Hardware

CPU Name: Intel Xeon Gold 6132  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz  
 CPU MHz: 2600  
 FPU: Integrated  
 CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux  
 Auto Parallel: Yes  
 File System: xfs  
 System State: Run level 3 (multi-user)

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 19.25 MB I+D on chip per chip  
Other Cache: None  
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
Disk Subsystem: 1 x 800 GB SSD SAS  
Other Hardware: None

Base Pointers: 32/64-bit  
Peak Pointers: 32/64-bit  
Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	56	733	1040	<b><u>733</u></b>	<b><u>1040</u></b>	733	1040	56	<b><u>733</u></b>	<b><u>1040</u></b>	733	1040	733	1040
416.gamess	56	815	1340	816	1340	<b><u>816</u></b>	<b><u>1340</u></b>	56	791	1390	790	1390	<b><u>791</u></b>	<b><u>1390</u></b>
433.milc	56	<b><u>512</u></b>	<b><u>1000</u></b>	512	1000	512	1000	56	<b><u>512</u></b>	<b><u>1000</u></b>	512	1000	512	1000
434.zeusmp	56	<b><u>334</u></b>	<b><u>1530</u></b>	330	1540	337	1510	56	<b><u>334</u></b>	<b><u>1530</u></b>	330	1540	337	1510
435.gromacs	56	<b><u>251</u></b>	<b><u>1590</u></b>	252	1590	246	1620	56	250	1600	<b><u>250</u></b>	<b><u>1600</u></b>	248	1610
436.cactusADM	56	401	1670	401	1670	<b><u>401</u></b>	<b><u>1670</u></b>	56	401	1670	401	1670	<b><u>401</u></b>	<b><u>1670</u></b>
437.leslie3d	56	<b><u>716</u></b>	<b><u>735</u></b>	715	736	717	735	56	715	736	716	735	<b><u>715</u></b>	<b><u>736</u></b>
444.namd	56	409	1100	409	1100	<b><u>409</u></b>	<b><u>1100</u></b>	56	406	1110	408	1100	<b><u>407</u></b>	<b><u>1100</u></b>
447.dealII	56	305	2100	<b><u>306</u></b>	<b><u>2100</u></b>	308	2080	56	305	2100	<b><u>306</u></b>	<b><u>2100</u></b>	308	2080
450.soplex	56	623	750	<b><u>624</u></b>	<b><u>749</u></b>	625	748	56	593	788	<b><u>593</u></b>	<b><u>788</u></b>	592	788
453.povray	56	152	1960	<b><u>153</u></b>	<b><u>1950</u></b>	155	1930	56	132	2260	132	2250	<b><u>132</u></b>	<b><u>2260</u></b>
454.calculix	56	224	2070	225	2050	<b><u>225</u></b>	<b><u>2050</u></b>	56	224	2070	225	2050	<b><u>225</u></b>	<b><u>2050</u></b>
459.GemsFDTD	56	879	676	880	676	<b><u>879</u></b>	<b><u>676</u></b>	56	879	676	<b><u>879</u></b>	<b><u>676</u></b>	880	675
465.tonto	56	411	1340	408	1350	<b><u>408</u></b>	<b><u>1350</u></b>	56	390	1410	<b><u>388</u></b>	<b><u>1420</u></b>	388	1420
470.lbm	56	574	1340	<b><u>574</u></b>	<b><u>1340</u></b>	574	1340	56	574	1340	<b><u>574</u></b>	<b><u>1340</u></b>	574	1340
481.wrf	56	<b><u>517</u></b>	<b><u>1210</u></b>	515	1220	525	1190	56	<b><u>517</u></b>	<b><u>1210</u></b>	515	1220	525	1190
482.sphinx3	56	<b><u>913</u></b>	<b><u>1200</u></b>	912	1200	918	1190	56	<b><u>913</u></b>	<b><u>1200</u></b>	912	1200	918	1190

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Aug-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

### Platform Notes (Continued)

Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993  
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
running on linux-0s5q Thu Aug 24 06:04:43 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6132 CPU @ 2.60GHz
 2 "physical id"s (chips)
 56 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 14
  siblings  : 28
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 19712 KB
```

```
From /proc/meminfo
MemTotal:      394864228 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-0s5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Aug 23 20:45

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Aug-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

### Platform Notes (Continued)

SPEC is set to: /opt/cpu2006-1.2  
Filesystem Type Size Used Avail Use% Mounted on  
/dev/sdb2 xfs 700G 60G 640G 9% /  
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017  
Memory:  
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

### General Notes

Environment variables set by runspec before the start of the run:  
LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/lib/ia32:/opt/cpu2006-1.2/lib/intel64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2  
Transparent Huge Pages enabled with:  
echo always > /sys/kernel/mm/transparent\_hugepage/enabled  
Filesystem page cache cleared with:  
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>

### Base Compiler Invocation

C benchmarks:  
icc -m64

C++ benchmarks:  
icpc -m64

Fortran benchmarks:  
ifort -m64

Benchmarks using both Fortran and C:  
icc -m64 ifort -m64



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Base Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

## Base Optimization Flags

C benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

C++ benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

Fortran benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

```

Benchmarks using both Fortran and C:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
 416.gamess: -DSPEC\_CPU\_LP64  
 433.milc: -DSPEC\_CPU\_LP64  
 434.zeusmp: -DSPEC\_CPU\_LP64  
 435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
 436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
 437.leslie3d: -DSPEC\_CPU\_LP64  
 444.namd: -DSPEC\_CPU\_LP64  
 447.dealII: -DSPEC\_CPU\_LP64  
 450.soplex: -D\_FILE\_OFFSET\_BITS=64  
 453.povray: -DSPEC\_CPU\_LP64  
 454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
 459.GemsFDTD: -DSPEC\_CPU\_LP64  
 465.tonto: -DSPEC\_CPU\_LP64  
 470.lbm: -DSPEC\_CPU\_LP64  
 481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX  
 482.sphinx3: -DSPEC\_CPU\_LP64

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -fno-alias -auto-ilp32  
 -qopt-mem-layout-trans=3

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-malloc-options=3  
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

### Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
-qopt-malloc-options=3

### Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp\_rate2006 = 1280

SPECfp\_rate\_base2006 = 1260

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Wed Sep 20 11:03:22 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 19 September 2017.