



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp®_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Silver 4112
 CPU Characteristics: Intel Turbo Boost Technology up to 3.00 GHz
 CPU MHz: 2600
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 8.25 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)
Disk Subsystem: 1 x 300 GB SAS HDD, 15K RPM
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	16	417	522	416	522	417	522	16	417	522	417	522	417	522
416.gamess	16	905	346	904	346	903	347	16	876	358	875	358	875	358
433.milc	16	262	560	262	560	263	558	16	262	560	262	560	263	558
434.zeusmp	16	284	512	284	512	285	511	16	284	512	284	512	285	511
435.gromacs	16	276	414	276	414	270	424	16	264	433	273	419	261	438
436.cactusADM	16	373	513	372	514	372	513	16	373	513	372	514	372	513
437.leslie3d	16	480	314	478	314	507	297	16	504	299	480	313	499	301
444.namd	16	464	277	455	282	458	280	16	457	281	458	280	449	286
447.dealII	16	324	565	330	555	324	566	16	324	565	330	555	324	566
450.soplex	16	451	296	450	296	450	296	16	439	304	436	306	436	306
453.povray	16	173	492	171	496	171	497	16	148	574	149	571	150	569
454.calculix	16	246	537	245	539	247	535	16	246	537	245	539	247	535
459.GemsFDTD	16	628	270	628	270	626	271	16	628	270	629	270	628	270
465.tonto	16	392	402	392	402	392	402	16	372	423	371	424	371	424
470.lbm	16	434	507	435	506	434	506	16	434	507	435	506	434	506
481.wrf	16	333	537	334	535	336	532	16	333	537	334	535	336	532
482.sphinx3	16	859	363	858	363	857	364	16	859	363	858	363	857	364

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes

BIOS Settings:

```

Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-sca0 Sat Sep  2 08:17:33 2017

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz
 2 "physical id"s (chips)
 16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores     : 4
  siblings      : 8
  physical 0    : cores 0 1 3 4
  physical 1    : cores 1 2 4 5
cache size     : 8448 KB

```

From /proc/meminfo

```

MemTotal:      394653544 kB
HugePages_Total: 0
Hugepagesize:  2048 kB

```

/usr/bin/lsb_release -d

```
SUSE Linux Enterprise Server 12 SP2
```

From /etc/*release* /etc/*version*

```

SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

```
uname -a:
Linux linux-sca0 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Sep 2 08:13
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb3       xfs   237G  13G  224G   6% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017

Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.dealII: -DSPEC_CPU_LP64
 450.soplex: -DSPEC_CPU_LP64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:

icc -m64

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Compiler Invocation (Continued)

C++ benchmarks (except as noted below):

icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.deallI: -DSPEC_CPU_LP64
 450.soplex: -D_FILE_OFFSET_BITS=64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
 -no-prec-div(pass 2) -fno-alias -auto-ilp32
 -qopt-mem-layout-trans=3

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112, 2.60GHz)

SPECfp_rate2006 = 431

SPECfp_rate_base2006 = 424

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Sep 20 11:03:22 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 19 September 2017.