



SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170
2.10GHz)

SPECint_rate2006 = 4810

SPECint_rate_base2006 = 4600

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name:	Intel Xeon Platinum 8170
CPU Characteristics:	Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz:	2100
FPU:	Integrated
CPU(s) enabled:	104 cores, 4 chips, 26 cores/chip, 2 threads/core
CPU(s) orderable:	2,4 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	1 MB I+D on chip per core
L3 Cache:	35.75 MB I+D on chip per chip
Other Cache:	None
Memory:	768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem:	1 x 800 GB SAS SSD
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 12 SP2 4.4.21-69-default
Compiler:	C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux
Auto Parallel:	Yes
File System:	xfs
System State:	Run level 5 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170
2.10GHz)

SPECint_rate2006 = 4810

SPECint_rate_base2006 = 4600

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	208	575	3530	575	3530	574	3540	208	471	4310	471	4310	472	4310
401.bzip2	208	932	2150	936	2140	932	2150	208	891	2250	896	2240	898	2230
403.gcc	208	506	3310	505	3310	503	3330	208	502	3340	503	3330	504	3320
429.mcf	208	307	6190	307	6180	309	6150	208	307	6190	307	6180	309	6150
445.gobmk	208	779	2800	777	2810	779	2800	208	781	2790	783	2790	780	2800
456.hammer	208	311	6250	310	6260	306	6330	208	263	7380	263	7370	264	7350
458.sjeng	208	836	3010	835	3020	836	3010	208	777	3240	777	3240	776	3240
462.libquantum	208	57.5	74900	57.3	75200	57.6	74900	208	57.5	74900	57.3	75200	57.6	74900
464.h264ref	208	902	5100	901	5110	900	5120	208	865	5320	876	5260	874	5270
471.omnetpp	208	565	2300	564	2310	564	2300	208	545	2380	545	2380	545	2380
473.astar	208	585	2490	586	2490	586	2490	208	585	2490	586	2490	586	2490
483.xalancbmk	208	290	4950	290	4950	289	4960	208	290	4950	290	4950	289	4960

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-g4fl Tue Aug 8 14:05:41 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8170 CPU @ 2.10GHz

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170
2.10GHz)

SPECint_rate2006 = 4810

SPECint_rate_base2006 = 4600

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

Platform Notes (Continued)

```
4 "physical id"s (chips)
 208 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 26
  siblings   : 52
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
  26 27 28 29
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
  26 27 28 29
  physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
  26 27 28 29
  physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
  26 27 28 29
cache size : 36608 kB

From /proc/meminfo
MemTotal:      790966880 kB
HugePages_Total:        0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or
  release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-g4f1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 5 Aug 7 13:01
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda6        xfs   871G   34G  837G   4% /home
Additional information from dmidecode:
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems	SPECint_rate2006 =	4810
Cisco UCS C480 M5 (Intel Xeon Platinum 8170 2.10GHz)	SPECint_rate_base2006 =	4600
CPU2006 license: 9019	Test date:	Aug-2017
Test sponsor: Cisco Systems	Hardware Availability:	Aug-2017
Tested by: Cisco Systems	Software Availability:	Apr-2017

Platform Notes (Continued)

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
Memory:
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

C++ benchmarks:

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Base Portability Flags

```
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hammer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems Cisco UCS C480 M5 (Intel Xeon Platinum 8170 2.10GHz)	SPECint_rate2006 = 4810 SPECint_rate_base2006 = 4600
CPU2006 license: 9019	Test date: Aug-2017
Test sponsor: Cisco Systems	Hardware Availability: Aug-2017
Tested by: Cisco Systems	Software Availability: Apr-2017

Base Portability Flags (Continued)

473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170
2.10GHz)

SPECint_rate2006 = 4810

SPECint_rate_base2006 = 4600

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Portability Flags (Continued)

```

445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

```

Peak Optimization Flags

C benchmarks:

```

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

```

```

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
            -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
            -no-prec-div(pass 2) -qopt-prefetch -auto-ilp32
            -qopt-mem-layout-trans=3

```

```

403.gcc: -xCORE-AVX512 -ipo -O3 -no-prec-div
         -qopt-mem-layout-trans=3

```

429.mcf: basepeak = yes

```

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
            -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
            -no-prec-div(pass 2) -qopt-mem-layout-trans=3

```

```

456.hmmer: -xCORE-AVX512 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32
            -qopt-mem-layout-trans=3

```

```

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
            -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
            -no-prec-div(pass 2) -unroll14 -auto-ilp32
            -qopt-mem-layout-trans=3

```

462.libquantum: basepeak = yes

```

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
              -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
              -no-prec-div(pass 2) -unroll12 -qopt-mem-layout-trans=3

```

C++ benchmarks:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8170
2.10GHz)

SPECint_rate2006 = 4810

SPECint_rate_base2006 = 4600

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

```
471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
              -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
              -no-prec-div(pass 2)
              -qopt-ra-region-strategy=block
              -qopt-mem-layout-trans=3 -Wl,-z,muldefs
              -L/sh10.2 -lsmartheap
```

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Sep 6 11:46:34 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 September 2017.