



# SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

# Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

SPECint<sup>®</sup>\_rate2006 = 2330

SPECint\_rate\_base2006 = 2200

CPU2006 license: 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

---


**Test date:**

---

Aug-2017

## **Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017



Hardware		Software	
CPU Name:	Intel Xeon Gold 6144	Operating System:	SUSE Linux Enterprise Server 12 SP2 (x86_64)
CPU Characteristics:	Intel Turbo Boost Technology up to 4.20 GHz	4.4.21-69-default	
CPU MHz:	3500	Compiler:	C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux
FPU:	Integrated	Auto Parallel:	Yes
CPU(s) enabled:	32 cores, 4 chips, 8 cores/chip, 2 threads/core	File System:	xfs
CPU(s) orderable:	2,4 chips	System State:	Run level 3 (multi-user)
Primary Cache:	32 KB I + 32 KB D on chip per core	Base Pointers:	32-bit
Secondary Cache:	1 MB I+D on chip per core	Peak Pointers:	32/64-bit
L3 Cache:	24.75 MB I+D on chip per chip	Other Software:	Microquill SmartHeap V10.2
Other Cache:	None		
Memory:	768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)		
Disk Subsystem:	1 x 600 GB SAS HDD, 10K RPM		
Other Hardware:	None		



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	64	394	1590	<b>394</b>	<b>1590</b>	394	1590	64	323	1940	<b>323</b>	<b>1940</b>	322	1940
401.bzip2	64	617	1000	<b>614</b>	<b>1010</b>	614	1010	64	583	1060	585	1060	<b>584</b>	<b>1060</b>
403.gcc	64	314	1640	<b>314</b>	<b>1640</b>	314	1640	64	313	1650	<b>313</b>	<b>1650</b>	312	1650
429.mcf	64	<b>186</b>	<b>3140</b>	186	3140	185	3150	64	<b>186</b>	<b>3140</b>	186	3140	185	3150
445.gobmk	64	<b>538</b>	<b>1250</b>	537	1250	539	1250	64	540	1240	<b>541</b>	<b>1240</b>	541	1240
456.hammer	64	192	3110	<b>191</b>	<b>3130</b>	191	3130	64	<b>148</b>	<b>4040</b>	148	4050	148	4030
458.sjeng	64	<b>582</b>	<b>1330</b>	582	1330	582	1330	64	541	1430	<b>541</b>	<b>1430</b>	542	1430
462.libquantum	64	37.5	35300	<b>37.5</b>	<b>35400</b>	37.4	35500	64	37.5	35300	<b>37.5</b>	<b>35400</b>	37.4	35500
464.h264ref	64	625	2270	<b>625</b>	<b>2270</b>	626	2260	64	<b>606</b>	<b>2340</b>	605	2340	607	2330
471.omnetpp	64	388	1030	<b>387</b>	<b>1030</b>	387	1030	64	356	1120	355	1130	<b>355</b>	<b>1130</b>
473.astar	64	<b>349</b>	<b>1290</b>	349	1290	348	1290	64	<b>349</b>	<b>1290</b>	349	1290	348	1290
483.xalancbmk	64	156	2830	156	2820	<b>156</b>	<b>2820</b>	64	156	2830	156	2820	<b>156</b>	<b>2820</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-nvug Fri Aug 18 11:14:59 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6144 CPU @ 3.50GHz

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes (Continued)

```
4 "physical id"s (chips)
 64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 8
  siblings   : 16
  physical 0: cores 0 2 3 9 16 19 26 27
  physical 1: cores 0 2 3 9 16 19 26 27
  physical 2: cores 0 2 3 9 16 19 26 27
  physical 3: cores 0 2 3 9 16 19 26 27
cache size : 25344 KB
```

```
From /proc/meminfo
MemTotal:      791192180 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or
  release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-nvug 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Aug 17 23:32
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2        xfs   644G   96G  549G  15% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017  
Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Platform Notes (Continued)

### Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

## Base Portability Flags

400.perlbench: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX\_IA32

401.bzip2: -D\_FILE\_OFFSET\_BITS=64

403.gcc: -D\_FILE\_OFFSET\_BITS=64

429.mcf: -D\_FILE\_OFFSET\_BITS=64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmer: -D\_FILE\_OFFSET\_BITS=64

458sjeng: -D\_FILE\_OFFSET\_BITS=64

462.libquantum: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

464.h264ref: -D\_FILE\_OFFSET\_BITS=64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -D\_FILE\_OFFSET\_BITS=64

483.xalancbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

## Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmr: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64

401.bzip2: -DSPEC\_CPU\_LP64

403.gcc: -D\_FILE\_OFFSET\_BITS=64

429.mcf: -D\_FILE\_OFFSET\_BITS=64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmr: -DSPEC\_CPU\_LP64

458.sjeng: -DSPEC\_CPU\_LP64

462.libquantum: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

464.h264ref: -D\_FILE\_OFFSET\_BITS=64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -D\_FILE\_OFFSET\_BITS=64

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Portability Flags (Continued)

483.xalancbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xCORE-AVX512 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32  
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll14 -auto-ilp32  
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll12 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2)  
-qopt-ra-region-strategy=block  
-qopt-mem-layout-trans=3 -Wl,-z,muldefs  
-L/sh10.2 -lsmartheap

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6144  
3.50GHz)

**SPECint\_rate2006 = 2330**

**SPECint\_rate\_base2006 = 2200**

**CPU2006 license:** 9019

**Test date:** Aug-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Sep 6 11:46:34 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 September 2017.