



SPEC[®] CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp[®]_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015



Hardware

CPU Name: Intel Xeon E7-4850 v4
 CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz
 CPU MHz: 2100
 FPU: Integrated
 CPU(s) enabled: 64 cores, 4 chips, 16 cores/chip, 2 threads/core
 CPU(s) orderable: 2,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
 Compiler: C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux;
 Fortran: Version 16.0.0.101 of Intel Fortran Studio XE for Linux
 Auto Parallel: No
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

L3 Cache: 40 MB I+D on chip per chip
Other Cache: None
Memory: 512 GB (32 x 16 GB 2Rx4 PC4-2400T-R, running at 1333 MHz)
Disk Subsystem: 1 x 400 GB SAS SSD
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	128	<u>1241</u>	<u>1400</u>	1242	1400	1239	1400	128	<u>1241</u>	<u>1400</u>	1242	1400	1239	1400
416.gamess	128	1169	2140	1170	2140	<u>1170</u>	<u>2140</u>	128	<u>1131</u>	<u>2220</u>	1131	2220	1134	2210
433.milc	128	<u>895</u>	<u>1310</u>	892	1320	895	1310	128	<u>895</u>	<u>1310</u>	892	1320	895	1310
434.zeusmp	128	<u>599</u>	<u>1940</u>	600	1940	598	1950	128	<u>599</u>	<u>1940</u>	600	1940	598	1950
435.gromacs	128	358	2560	361	2530	<u>360</u>	<u>2540</u>	128	343	2660	<u>344</u>	<u>2660</u>	344	2650
436.cactusADM	128	738	2070	736	2080	<u>737</u>	<u>2080</u>	128	738	2070	736	2080	<u>737</u>	<u>2080</u>
437.leslie3d	128	<u>1322</u>	<u>910</u>	1321	911	1322	910	128	<u>1322</u>	<u>910</u>	1321	911	1322	910
444.namd	128	598	1720	597	1720	<u>597</u>	<u>1720</u>	128	593	1730	592	1730	<u>593</u>	<u>1730</u>
447.dealII	128	443	3300	<u>445</u>	<u>3290</u>	449	3260	128	443	3300	<u>445</u>	<u>3290</u>	449	3260
450.soplex	128	1100	971	1099	971	<u>1099</u>	<u>971</u>	64	<u>509</u>	<u>1050</u>	509	1050	508	1050
453.povray	128	<u>246</u>	<u>2760</u>	247	2750	244	2790	128	207	3290	<u>207</u>	<u>3290</u>	210	3240
454.calculix	128	340	3110	339	3120	<u>339</u>	<u>3110</u>	128	340	3110	339	3120	<u>339</u>	<u>3110</u>
459.GemsFDTD	128	1636	830	1629	834	<u>1634</u>	<u>831</u>	128	1636	830	1629	834	<u>1634</u>	<u>831</u>
465.tonto	128	640	1970	<u>642</u>	<u>1960</u>	647	1950	128	606	2080	609	2070	<u>608</u>	<u>2070</u>
470.lbm	128	<u>1076</u>	<u>1630</u>	1071	1640	1076	1630	128	<u>1076</u>	<u>1630</u>	1071	1640	1076	1630
481.wrf	128	<u>889</u>	<u>1610</u>	890	1610	887	1610	128	<u>889</u>	<u>1610</u>	890	1610	887	1610
482.sphinx3	128	<u>1542</u>	<u>1620</u>	1540	1620	1548	1610	128	<u>1542</u>	<u>1620</u>	1540	1620	1548	1610

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Platform Notes

BIOS Settings:

CPU performance set to Enterprise
 Power Technology set to Performance
 Energy Performance set to Balanced Performance
 Memory RAS configuration set to Maximum Performance
 Memory Power Saving Mode set to Disabled
 QPI Snoop Mode set to Cluster-on-Die
 Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914
 \$Rev: 6914 \$ \$Date:: 2014-06-25 # \$ e3fbb8667b5a285932ceab81e28219e1
 running on linux-69f9 Wed Oct 12 20:31:26 2016

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) CPU E7-4850 v4 @ 2.10GHz
 4 "physical id"s (chips)
 128 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores     : 16
  siblings      : 32
  physical 0:   cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  physical 1:   cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  physical 2:   cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  physical 3:   cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
cache size     : 20480 KB

```

From /proc/meminfo

```

MemTotal:      529292260 kB
HugePages_Total: 0
Hugepagesize:  2048 kB

```

From /etc/*release* /etc/*version*

```

SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 1
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.

os-release:
NAME="SLES"
VERSION="12-SP1"
VERSION_ID="12.1"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp1"

```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2016
Hardware Availability: Jul-2016
Software Availability: Dec-2015

Platform Notes (Continued)

```
uname -a:
Linux linux-69f9 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Oct 12 07:14
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        xfs   372G  37G  335G  10% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C460M4.2.0.13b.0.080320162321 08/03/2016

Memory:
32x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz, configured at 1333 MHz
64x NO DIMM NO DIMM 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.dealII: -DSPEC_CPU_LP64
 450.soplex: -DSPEC_CPU_LP64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-ansi-alias -opt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:

icc -m64

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Peak Compiler Invocation (Continued)

C++ benchmarks (except as noted below):

icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.deallI: -DSPEC_CPU_LP64
 450.soplex: -D_FILE_OFFSET_BITS=64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
 -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
 -par-num-threads=1(pass 1) -opt-mem-layout-trans=3(pass 2)
 -prof-use(pass 2) -fno-alias -auto-ilp32

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Peak Optimization Flags (Continued)

447.dealII: basepeak = yes

450.soplex: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -opt-mem-layout-trans=3(pass 2)
-prof-use(pass 2) -opt-malloc-options=3

453.povray: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -opt-mem-layout-trans=3(pass 2)
-prof-use(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
-inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: basepeak = yes

459.GemsFDTD: basepeak = yes

465.tonto: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4 -auto
-inline-calloc -opt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -opt-mem-layout-trans=3(pass 2)
-prof-use(pass 2) -opt-prefetch -auto-ilp32

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes



SPEC CFP2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4850 v4 2.10 GHz)

SPECfp_rate2006 = 1780

SPECfp_rate_base2006 = 1740

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Nov 3 10:37:19 2016 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 2 November 2016.