



SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014



Hardware

CPU Name: Intel Xeon E5-4660 v3
CPU Characteristics: Intel Turbo Boost Technology up to 2.90 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 56 cores, 4 chips, 14 cores/chip, 2 threads/core
CPU(s) orderable: 2,4 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 35 MB I+D on chip per chip
Other Cache: None
Memory: 512 GB (32 x 16 GB 2Rx4 PC4-2133P-R)
Disk Subsystem: 1 x 300 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 (x86_64) 3.12.28-4-default
Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test date: Jul-2015

Test sponsor: Cisco Systems

Hardware Availability: Jun-2015

Tested by: Cisco Systems

Software Availability: Nov-2014

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	112	732	1500	735	1490	729	1500	112	584	1870	580	1890	581	1880
401.bzip2	112	1081	999	1081	1000	1080	1000	112	1033	1050	1032	1050	1034	1050
403.gcc	112	581	1550	581	1550	575	1570	112	579	1560	580	1550	579	1560
429.mcf	112	374	2730	373	2730	374	2730	112	374	2730	373	2730	374	2730
445.gobmk	112	843	1390	844	1390	844	1390	112	837	1400	836	1410	836	1410
456.hammer	112	359	2910	363	2870	358	2920	112	329	3170	331	3160	329	3170
458.sjeng	112	916	1480	916	1480	917	1480	112	878	1540	878	1540	878	1540
462.libquantum	112	116	20100	116	20000	116	20000	112	116	20100	116	20000	116	20000
464.h264ref	112	1009	2460	1038	2390	1038	2390	112	1012	2450	1015	2440	1019	2430
471.omnetpp	112	631	1110	636	1100	633	1110	112	605	1160	604	1160	603	1160
473.astar	112	706	1110	705	1120	703	1120	112	706	1110	705	1120	703	1120
483.xalancbmk	112	362	2140	362	2130	361	2140	112	362	2140	362	2130	361	2140

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:

CPU performance set to Enterprise

Power Technology set to Energy-Efficient

Energy Performance BIAS setting set to Balanced Performance

Memory RAS configuration set to Maximum Performance

LV DDR Mode set to Performance-mode

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914

\$Rev: 6914 \$ \$Date::: 2014-06-25 #\\$ e3fbb8667b5a285932ceab81e28219e1

running on linux-6160 Wed Jul 29 08:19:48 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-4660 v3 @ 2.10GHz

4 "physical id"s (chips)

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test date: Jul-2015

Test sponsor: Cisco Systems

Hardware Availability: Jun-2015

Tested by: Cisco Systems

Software Availability: Nov-2014

Platform Notes (Continued)

```
112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 14
siblings : 28
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 35840 KB

From /proc/meminfo
MemTotal:      529327396 kB
HugePages_Total:       0
Hugepagesize:     2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 0
  # This file is deprecated and will be removed in a future service pack or
  release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12"
  VERSION_ID="12"
  PRETTY_NAME="SUSE Linux Enterprise Server 12"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12"

uname -a:
Linux linux-6160 3.12.28-4-default #1 SMP Thu Sep 25 17:02:34 UTC 2014
(9879bd4) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jul 28 23:09

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sdc2        xfs   250G   95G  156G  38% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B420M4.2.2.5.0.043020152304 04/30/2015
Memory:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Platform Notes (Continued)

32x 0xCE00 M393A2G40DB0-CPB 16 GB 2 rank 2133 MHz
16x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i5-4670K CPU + 16GB memory using RedHat EL 7.0
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Peak Optimization Flags (Continued)

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hummer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gnu: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.xml>



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint_rate2006 = 2110

SPECint_rate_base2006 = 2030

CPU2006 license: 9019

Test date: Jul-2015

Test sponsor: Cisco Systems

Hardware Availability: Jun-2015

Tested by: Cisco Systems

Software Availability: Nov-2014

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Tue Aug 25 17:54:00 2015 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 25 August 2015.