



SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint®_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: May-2015

Software Availability: Nov-2014



Hardware

CPU Name: Intel Xeon E7-8880 v3
 CPU Characteristics: Intel Turbo Boost Technology up to 3.10 GHz
 CPU MHz: 2300
 FPU: Integrated
 CPU(s) enabled: 72 cores, 4 chips, 18 cores/chip, 2 threads/core
 CPU(s) orderable: 2,4 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 45 MB I+D on chip per chip
 Other Cache: None
 Memory: 1 TB (64 x 16 GB 2Rx4 PC4-2133P-R, running at 1600 MHz)
 Disk Subsystem: 1 x 400 GB SSD SAS
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 (x86_64) 3.12.28-4-default
 Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux
 Auto Parallel: No
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2015
Hardware Availability: May-2015
Software Availability: Nov-2014

Results Table

Benchmark	Base						Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	144	680	2070	686	2050	687	2050	144	548	2570	548	2570	545	2580
401.bzip2	144	1052	1320	1054	1320	1052	1320	144	1015	1370	1018	1370	1017	1370
403.gcc	144	584	1990	584	1980	585	1980	144	581	2000	581	2000	586	1980
429.mcf	144	399	3290	399	3290	398	3300	144	399	3290	399	3290	398	3300
445.gobmk	144	787	1920	789	1910	788	1920	144	775	1950	776	1950	775	1950
456.hammer	144	346	3880	345	3900	346	3880	144	323	4160	325	4130	324	4150
458.sjeng	144	843	2070	844	2060	844	2060	144	802	2170	802	2170	803	2170
462.libquantum	144	115	25900	115	25800	115	25900	144	115	25900	115	25800	115	25900
464.h264ref	144	993	3210	1009	3160	975	3270	144	954	3340	976	3270	971	3280
471.omnetpp	144	737	1220	740	1220	743	1210	144	716	1260	717	1260	719	1250
473.astar	144	695	1460	695	1460	695	1450	144	695	1460	695	1460	695	1450
483.xalancbmk	144	360	2760	362	2750	363	2740	144	360	2760	362	2750	363	2740

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:
CPU performance set to Enterprise
Power Technology set to Performance
Energy Performance BIAS setting set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6914
\$Rev: 6914 \$ \$Date:: 2014-06-25 #\$ e3fbb8667b5a285932ceab81e28219e1
running on linux-kkg2 Mon Aug 3 18:05:58 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E7-8880 v3 @ 2.30GHz
4 "physical id"s (chips)

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2015
Hardware Availability: May-2015
Software Availability: Nov-2014

Platform Notes (Continued)

144 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 18
siblings  : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 2: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 3: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
cache size : 46080 KB
```

```
From /proc/meminfo
MemTotal:      1058659200 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 0
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12"
VERSION_ID="12"
PRETTY_NAME="SUSE Linux Enterprise Server 12"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12"
```

```
uname -a:
Linux linux-kkg2 3.12.28-4-default #1 SMP Thu Sep 25 17:02:34 UTC 2014
(9879bd4) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Aug 3 17:07
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/sdb2       xfs       332G      6.9G  325G   3% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: May-2015

Software Availability: Nov-2014

Platform Notes (Continued)

BIOS Cisco Systems, Inc. C460M4.2.0.5b.0.052420152246 05/24/2015

Memory:

64x 0xCE00 M393A2G40DB0-CPB 16 GB 2 rank 1600 MHz

32x NO DIMM NO DIMM 1600 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2006-1.2/libs/32:/home/cpu2006-1.2/libs/64:/home/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i5-4670K CPU + 16GB memory using RedHat EL 7.0

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

C++ benchmarks:

icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch

-opt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch

-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2015
Hardware Availability: May-2015
Software Availability: Nov-2014

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: May-2015

Software Availability: Nov-2014

Peak Optimization Flags (Continued)

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmr: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.xml>



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-8880 v3, 2.30 GHz)

SPECint_rate2006 = 2730

SPECint_rate_base2006 = 2630

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2015

Hardware Availability: May-2015

Software Availability: Nov-2014

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Tue Aug 25 17:53:58 2015 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 25 August 2015.