



SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint®2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014



Hardware

CPU Name: Intel Xeon E5-4660 v3
CPU Characteristics: Intel Turbo Boost Technology up to 2.90 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 56 cores, 4 chips, 14 cores/chip
CPU(s) orderable: 2,4 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 35 MB I+D on chip per chip
Other Cache: None
Memory: 512 GB (32 x 16 GB 2Rx4 PC4-2133P-R)
Disk Subsystem: 1 x 300 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 (x86_64)
 3.12.28-4-default
Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jul-2015
Hardware Availability: Jun-2015
Software Availability: Nov-2014

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	295	33.1	<u>291</u>	<u>33.6</u>	290	33.6	<u>255</u>	<u>38.3</u>	255	38.3	256	38.2
401.bzip2	<u>474</u>	<u>20.3</u>	474	20.4	475	20.3	<u>478</u>	<u>20.2</u>	478	20.2	478	20.2
403.gcc	280	28.8	<u>280</u>	<u>28.8</u>	279	28.9	<u>279</u>	<u>28.8</u>	276	29.2	280	28.8
429.mcf	170	53.6	<u>174</u>	<u>52.4</u>	180	50.7	<u>173</u>	<u>52.7</u>	174	52.5	172	53.0
445.gobmk	<u>435</u>	<u>24.1</u>	435	24.1	435	24.1	439	23.9	439	23.9	<u>439</u>	<u>23.9</u>
456.hammer	<u>163</u>	<u>57.4</u>	163	57.4	163	57.3	171	54.5	<u>170</u>	<u>54.7</u>	169	55.3
458.sjeng	418	29.0	<u>419</u>	<u>28.9</u>	419	28.9	417	29.0	417	29.0	<u>417</u>	<u>29.0</u>
462.libquantum	3.36	6170	3.42	6060	<u>3.41</u>	<u>6070</u>	3.36	6170	3.42	6060	<u>3.41</u>	<u>6070</u>
464.h264ref	<u>568</u>	<u>39.0</u>	569	38.9	566	39.1	<u>568</u>	<u>39.0</u>	569	38.9	566	39.1
471.omnetpp	<u>179</u>	<u>35.0</u>	178	35.0	179	34.9	143	43.8	143	43.8	<u>143</u>	<u>43.8</u>
473.astar	253	27.8	<u>253</u>	<u>27.8</u>	258	27.2	253	27.8	256	27.4	<u>255</u>	<u>27.5</u>
483.xalancbmk	<u>125</u>	<u>55.1</u>	129	53.6	123	56.1	<u>127</u>	<u>54.3</u>	127	54.2	126	54.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuraton:
Hyper-Threading Technology set to Disabled
CPU performance set to Enterprise
Power Technology set to Energy-Efficient
Energy Performance BIAS setting set to Balanced Performance
Memory RAS configuration set to Maximum Performance
LV DDR Mode set to Performance-mode
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914
\$Rev: 6914 \$ \$Date:: 2014-06-25 #\$ e3fbb8667b5a285932ceab81e28219e1
running on linux-616o Sat Jul 25 12:20:10 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4660 v3 @ 2.10GHz
4 "physical id"s (chips)
56 "processors"

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 14
siblings  : 14
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 35840 KB
```

From /proc/meminfo

```
MemTotal:      529333956 kB
HugePages_Total: 0
Hugepagesize:  2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 0
# This file is deprecated and will be removed in a future service pack or
# release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12"
VERSION_ID="12"
PRETTY_NAME="SUSE Linux Enterprise Server 12"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12"
```

uname -a:

```
Linux linux-616o 3.12.28-4-default #1 SMP Thu Sep 25 17:02:34 UTC 2014
(9879bd4) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jul 25 11:01

SPEC is set to: /opt/cpu2006-1.2

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdc2        xfs   250G  11G  240G   5% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B420M4.2.2.5.0.043020152304 04/30/2015

Memory:

```
32x 0xCE00 M393A2G40DB0-CPB 16 GB 2 rank 2133 MHz
Continued on next page
```



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jul-2015
Hardware Availability: Jun-2015
Software Availability: Nov-2014

Platform Notes (Continued)

16x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
OMP_NUM_THREADS = "56"
```

Binaries compiled on a system with 1x Core i5-4670K CPU + 16GB memory using RedHat EL 7.0

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

```
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalanbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jul-2015
Hardware Availability: Jun-2015
Software Availability: Nov-2014

Base Optimization Flags

C benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32`

C++ benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64`

Base Other Flags

C benchmarks:

`403.gcc: -Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m64`

`400.perlbench: icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32`

`445.gobmk: icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32`

C++ benchmarks (except as noted below):

`icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32`

`473.astar: icpc -m64`

Peak Portability Flags

`400.perlbench: -DSPEC_CPU_LINUX_IA32`

`401.bzip2: -DSPEC_CPU_LP64`

`403.gcc: -DSPEC_CPU_LP64`

`429.mcf: -DSPEC_CPU_LP64`

`456.hmmer: -DSPEC_CPU_LP64`

`458.sjeng: -DSPEC_CPU_LP64`

`462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

`464.h264ref: -DSPEC_CPU_LP64`

`473.astar: -DSPEC_CPU_LP64`

`483.xalancbmk: -DSPEC_CPU_LINUX`



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -opt-prefetch -ansi-alias

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
 -opt-prefetch -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
 -opt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
 -opt-prefetch -auto-p32

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
 -ansi-alias

456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
 -ansi-alias

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll4

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -opt-ra-region-strategy=block -ansi-alias
 -Wl,-z,muldefs -L/sh -lsmarheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
 -auto-p32 -Wl,-z,muldefs -L/sh -lsmarheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
 -ansi-alias -Wl,-z,muldefs -L/sh -lsmarheap

Peak Other Flags

C benchmarks:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4660 v3, 2.10 GHz)

SPECint2006 = 54.5

SPECint_base2006 = 53.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jul-2015

Hardware Availability: Jun-2015

Software Availability: Nov-2014

Peak Other Flags (Continued)

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.20150812.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Aug 12 11:08:00 2015 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 12 August 2015.