



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019


**Test date:** Dec-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Dec-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013



**SPECint\_rate\_base2006 = 543**

**SPECint\_rate2006 = 564**

### Hardware

CPU Name: Intel Xeon E5-2650L v2  
CPU Characteristics: Intel Turbo Boost Technology up to 2.10 GHz  
CPU MHz: 1700  
FPU: Integrated  
CPU(s) enabled: 20 cores, 2 chips, 10 cores/chip, 2 threads/core  
CPU(s) orderable: 1,2 chip  
Primary Cache: 32 KB I + 32 KB D on chip per core  
Secondary Cache: 256 KB I+D on chip per core  
L3 Cache: 25 MB I+D on chip per chip  
Other Cache: None  
Memory: 256 GB (16 x 16 GB 2Rx4 PC3-14900R-13, ECC, running at 1600 MHz and CL11)  
Disk Subsystem: 1 X 300 GB 15000 RPM SAS  
Other Hardware: None

### Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)  
Compiler: 2.6.32-358.el6.x86\_64  
C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux  
Auto Parallel: No  
File System: ext4  
System State: Run level 3 (multi-user)  
Base Pointers: 32-bit  
Peak Pointers: 32/64-bit  
Other Software: Microquill SmartHeap V10.0



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019

**Test date:** Dec-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Dec-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	40	<b>994</b>	<b>393</b>	994	393	993	393	40	<b>826</b>	<b>473</b>	828	472	823	475
401.bzip2	40	1314	294	1308	295	<b>1313</b>	<b>294</b>	40	<b>1286</b>	<b>300</b>	1285	300	1289	299
403.gcc	40	733	440	<b>734</b>	<b>439</b>	736	437	40	736	438	<b>739</b>	<b>436</b>	742	434
429.mcf	40	414	881	<b>414</b>	<b>882</b>	413	883	40	414	881	<b>414</b>	<b>882</b>	413	883
445.gobmk	40	1100	381	1099	382	<b>1100</b>	<b>381</b>	40	1045	402	<b>1045</b>	<b>402</b>	1053	398
456.hmmer	40	<b>521</b>	<b>716</b>	523	714	521	716	40	<b>468</b>	<b>797</b>	470	794	468	797
458.sjeng	40	1265	383	1261	384	<b>1265</b>	<b>383</b>	40	<b>1226</b>	<b>395</b>	1174	412	1228	394
462.libquantum	40	237	3500	<b>237</b>	<b>3500</b>	237	3500	40	237	3500	<b>237</b>	<b>3500</b>	237	3500
464.h264ref	40	1364	649	<b>1364</b>	<b>649</b>	1360	651	40	1350	656	1346	658	<b>1348</b>	<b>657</b>
471.omnetpp	40	765	327	<b>767</b>	<b>326</b>	769	325	40	<b>724</b>	<b>345</b>	725	345	722	346
473.astar	40	<b>890</b>	<b>316</b>	895	314	889	316	40	<b>890</b>	<b>316</b>	895	314	889	316
483.xalancbmk	40	460	600	463	596	<b>461</b>	<b>599</b>	40	460	600	463	596	<b>461</b>	<b>599</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

### BIOS Settings:

Intel HT Technology = Enabled

CPU performance set to HPC

Power Technology set to Custom

CPU Power State C6 set to Enabled

CPU Power State C1 Enhanced set to Disabled

Energy Performance policy set to Performance

Memory RAS configuration set to Maximum Performance

DRAM Clock Throttling Set to Performance

LV DDR Mode set to Performance-mode

DRAM Refresh Rate Set to 1x

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818

\$Rev: 6818 \$ \$Date::: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191  
running on B200M3-IVB Fri Dec 20 08:45:16 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019

**Test date:** Dec-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Dec-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

## Platform Notes (Continued)

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
    model name : Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz
        2 "physical id"s (chips)
        40 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The
    following excerpts from /proc/cpuinfo might not be reliable. Use with
    caution.)
        cpu cores : 10
        siblings : 20
        physical 0: cores 0 1 2 3 4 8 9 10 11 12
        physical 1: cores 0 1 2 3 4 8 9 10 11 12
    cache size : 25600 KB

From /proc/meminfo
    MemTotal:      264460776 kB
    HugePages_Total:       0
    Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
    Red Hat Enterprise Linux Server release 6.4 (Santiago)

From /etc/*release* /etc/*version*
    redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
    system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
    Linux B200M3-IVB 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
    x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 20 08:42

SPEC is set to: /opt/cpu2006-1.2
    Filesystem      Type  Size  Used Avail Use% Mounted on
    /dev/sdal      ext4   275G   42G  219G  17%  /

Additional information from dmidecode:
    BIOS Cisco Systems, Inc. B200M3.2.1.3a.0.082320131800 08/23/2013
    Memory:
        16x 0xAD00 HMT42GR7AFR4C-RD 16 GB 1600 MHz 2 rank
        8x NO DIMM NO DIMM

(End of data from sysinfo program)
```

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2013

**Hardware Availability:** Dec-2013

**Software Availability:** Sep-2013

## General Notes (Continued)

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

## Base Compiler Invocation

C benchmarks:

```
icc -m32
```

C++ benchmarks:

```
icpc -m32
```

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LINUX\_IA32

462.libquantum: -DSPEC\_CPU\_LINUX

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/sh -lsmartheap
```

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32
```

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019

**Test date:** Dec-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Dec-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

## Peak Compiler Invocation (Continued)

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`

## Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`

401.bzip2: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

## Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`  
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`  
`-auto-ilp32`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`  
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`  
`-opt-prefetch -auto-ilp32 -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)`  
`-ansi-alias -opt-mem-layout-trans=3`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32`

458.sjeng: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`  
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`  
`-unroll14 -auto-ilp32`

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630L v2, 1.70 GHz)

**SPECint\_rate2006 = 564**

**SPECint\_rate\_base2006 = 543**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2013

**Hardware Availability:** Dec-2013

**Software Availability:** Sep-2013

## Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

```
464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -unroll2 -ansi-alias
```

C++ benchmarks:

```
471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
              -L/sh -lsmartheap
```

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 21:15:39 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 28 January 2014.