



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

**SPECint®2006 = 48.1**

**SPECint\_base2006 = 45.6**

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013



### Hardware

CPU Name: Intel Xeon E5-2630 v2  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.10 GHz  
 CPU MHz: 2600  
 FPU: Integrated  
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip  
 CPU(s) orderable: 1,2 chip  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 256 KB I+D on chip per core  
 L3 Cache: 15 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 128 GB (16 x 8 GB 2Rx4 PC3-14900R-13, ECC, running at 1600 MHz and CL11)  
 Disk Subsystem: 1 X 600 GB 10000 RPM SAS  
 Other Hardware: None

### Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)  
 2.6.32-358.el6.x86\_64  
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux  
 Auto Parallel: Yes  
 File System: ext4  
 System State: Run level 3 (multi-user)  
 Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: Microquill SmartHeap V10.0



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

SPECint2006 = **48.1**

SPECint\_base2006 = **45.6**

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Nov-2013  
Hardware Availability: Sep-2013  
Software Availability: Sep-2013

## Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	365	26.8	363	26.9	<b><u>364</u></b>	<b><u>26.8</u></b>	<b><u>291</u></b>	<b><u>33.6</u></b>	291	33.6	291	33.6
401.bzip2	482	20.0	480	20.1	<b><u>481</u></b>	<b><u>20.1</u></b>	<b><u>475</u></b>	<b><u>20.3</u></b>	475	20.3	476	20.3
403.gcc	310	26.0	<b><u>280</u></b>	<b><u>28.7</u></b>	280	28.7	277	29.1	277	29.1	<b><u>277</u></b>	<b><u>29.1</u></b>
429.mcf	157	58.1	<b><u>157</u></b>	<b><u>58.2</u></b>	157	58.2	157	58.1	<b><u>157</u></b>	<b><u>58.2</u></b>	157	58.2
445.gobmk	474	22.1	474	22.1	<b><u>474</u></b>	<b><u>22.1</u></b>	463	22.6	<b><u>464</u></b>	<b><u>22.6</u></b>	464	22.6
456.hammer	187	49.8	186	50.3	<b><u>186</u></b>	<b><u>50.2</u></b>	<b><u>184</u></b>	<b><u>50.6</u></b>	184	50.7	184	50.6
458.sjeng	<b><u>492</u></b>	<b><u>24.6</u></b>	521	23.2	492	24.6	<b><u>484</u></b>	<b><u>25.0</u></b>	484	25.0	483	25.0
462.libquantum	<b><u>8.39</u></b>	<b><u>2470</u></b>	8.39	2470	9.19	2250	<b><u>8.39</u></b>	<b><u>2470</u></b>	8.39	2470	9.19	2250
464.h264ref	495	44.7	<b><u>496</u></b>	<b><u>44.6</u></b>	496	44.6	453	48.9	<b><u>453</u></b>	<b><u>48.8</u></b>	453	48.8
471.omnetpp	267	23.4	<b><u>277</u></b>	<b><u>22.6</u></b>	277	22.5	<b><u>214</u></b>	<b><u>29.3</u></b>	214	29.2	212	29.4
473.astar	<b><u>261</u></b>	<b><u>26.9</u></b>	262	26.8	260	27.0	<b><u>261</u></b>	<b><u>26.9</u></b>	262	26.8	260	27.0
483.xalancbmk	142	48.6	142	48.7	<b><u>142</u></b>	<b><u>48.6</u></b>	143	48.4	<b><u>143</u></b>	<b><u>48.3</u></b>	143	48.3

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

### BIOS Settings:

```

Intel HT Technology = Disabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
running on localhost.localdomain Sun Nov 17 02:35:09 2013

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2630 v2 @ 2.60GHz
2 "physical id"s (chips)
12 "processors"

```

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

**SPECint2006 = 48.1**

**SPECint\_base2006 = 45.6**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

### Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 6
siblings  : 6
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB
```

From /proc/meminfo

```
MemTotal:      132089864 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
```

/usr/bin/lsb\_release -d

```
Red Hat Enterprise Linux Server release 6.4 (Santiago)
```

From /etc/\*release\* /etc/\*version\*

```
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

uname -a:

```
Linux localhost.localdomain 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41
EST 2013 x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Nov 16 20:41

SPEC is set to: /opt/cpu2006-1.2

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal        ext4      550G  36G  487G   7% /
```

Additional information from dmidecode:

```
BIOS Cisco Systems, Inc. B200M3.2.1.3a.0.082320131800 08/23/2013
```

Memory:

```
16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank
8x NO DIMM NO DIMM
```

(End of data from sysinfo program)

### General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
OMP_NUM_THREADS = "12"
```

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
runspec command invoked through numactl i.e.:
```

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org  
http://www.spec.org/

Page 3



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

SPECint2006 = 48.1

SPECint\_base2006 = 45.6

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

## General Notes (Continued)

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64  
 401.bzip2: -DSPEC\_CPU\_LP64  
 403.gcc: -DSPEC\_CPU\_LP64  
 429.mcf: -DSPEC\_CPU\_LP64  
 445.gobmk: -DSPEC\_CPU\_LP64  
 456.hmmer: -DSPEC\_CPU\_LP64  
 458.sjeng: -DSPEC\_CPU\_LP64  
 462.libquantum: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX  
 464.h264ref: -DSPEC\_CPU\_LP64  
 471.omnetpp: -DSPEC\_CPU\_LP64  
 473.astar: -DSPEC\_CPU\_LP64  
 483.xalancbmk: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32

-Wl,-z,muldefs -L/sh -lsmartheap64

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

**SPECint2006 = 48.1**

**SPECint\_base2006 = 45.6**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LINUX\_IA32

401.bzip2: -DSPEC\_CPU\_LP64

403.gcc: -DSPEC\_CPU\_LP64

429.mcf: -DSPEC\_CPU\_LP64

456.hmmer: -DSPEC\_CPU\_LP64

458.sjeng: -DSPEC\_CPU\_LP64

462.libquantum: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX

473.astar: -DSPEC\_CPU\_LP64

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32  
-opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc  
-opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)  
-ansi-alias

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

**SPECint2006 = 48.1**

**SPECint\_base2006 = 45.6**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

## Peak Optimization Flags (Continued)

456.hmmcr: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32  
-ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-opt-ra-region-strategy=block -ansi-alias  
-Wl,-z,muldefs -L/sh -lsmarheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias  
-Wl,-z,muldefs -L/sh -lsmarheap

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2630 v2, 2.60 GHz)

**SPECint2006 = 48.1**

**SPECint\_base2006 = 45.6**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Thu Jul 24 18:00:48 2014 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 3 December 2013.