



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2013

Hardware Availability: Nov-2012

Software Availability: Jun-2012



SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

Hardware

CPU Name:	Intel Xeon E5-4640
CPU Characteristics:	Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz:	2400
FPU:	Integrated
CPU(s) enabled:	32 cores, 4 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2,3,4 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	20 MB I+D on chip per chip
Other Cache:	None
Memory:	512 GB (32 x 16 GB 2Rx4 PC3-12800R-11, ECC)
Disk Subsystem:	1 X 600 GB 10000 RPM SAS
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.2 (Santiago) 2.6.32-220.el6.x86_64
Compiler:	C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	64	806	776	807	775	806	776	64	681	918	689	907	688	909
401.bzip2	64	1063	581	1065	580	1066	579	64	1041	593	1040	594	1042	593
403.gcc	64	627	822	628	820	624	826	64	629	819	628	820	629	820
429.mcf	64	365	1600	363	1610	364	1600	64	365	1600	363	1610	364	1600
445.gobmk	64	858	783	857	783	857	783	64	838	801	825	814	823	816
456.hmmer	64	454	1320	453	1320	452	1320	64	381	1570	381	1570	378	1580
458.sjeng	64	995	779	994	779	995	778	64	956	810	958	809	959	807
462.libquantum	64	210	6310	211	6290	210	6310	64	210	6310	211	6290	210	6310
464.h264ref	64	1068	1330	1066	1330	1075	1320	64	1056	1340	1054	1340	1060	1340
471.omnetpp	64	652	613	651	614	652	613	64	617	648	618	647	618	648
473.astar	64	732	614	731	614	731	614	64	732	614	731	614	731	614
483.xalancbmk	64	414	1070	413	1070	413	1070	64	414	1070	413	1070	413	1070

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:

Processor Power State C6 set to Disabled

Processor Power State C1 Enhanced set to Disabled

Power Technology set to Custom

Energy Performance set to Performance

DRAM Clock Throttling set to Performance

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date:: 2011-10-11 #\\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on localhost.localdomain Thu Mar 7 02:12:01 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-4640 0 @ 2.40GHz
4 "physical id"s (chips)

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)

SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Nov-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Platform Notes (Continued)

```
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 8
siblings : 16
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
physical 2: cores 0 1 2 3 4 5 6 7
physical 3: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB

From /proc/meminfo
MemTotal:      529251840 kB
HugePages_Total:        0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Mar 7 01:20

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal      ext4   458G   10G   425G   3%  /


Additional information from dmidecode:
Memory:
32x 0xCE00 M393B2G70BH0-YK0 16 GB 1600 MHz 2 rank

(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/lib32:/opt/cpu2006-1.2/lib64"

Intel HT Technology = Enable

Binaries compiled on a system with 2 x Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2
Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint_rate2006 = 1080
Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)	SPECint_rate_base2006 = 1040
CPU2006 license: 9019	Test date: Mar-2013
Test sponsor: Cisco Systems	Hardware Availability: Nov-2012
Tested by: Cisco Systems	Software Availability: Jun-2012

Base Compiler Invocation

C benchmarks:
 `icc -m32`

C++ benchmarks:
 `icpc -m32`

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`
462.libquantum: `-DSPEC_CPU_LINUX`
483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
 `-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:
 `-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
 -Wl,-z,muldefs -L/smartheap -lsmartheap`

Base Other Flags

C benchmarks:
 `403.gcc: -Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
 `icc -m32`

400.perlbench: `icc -m64`
401.bzip2: `icc -m64`
456.hmmmer: `icc -m64`
458.sjeng: `icc -m64`

C++ benchmarks:
 `icpc -m32`



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

Test date: Mar-2013

Hardware Availability: Nov-2012

Software Availability: Jun-2012

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll14 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (2.40 GHz, Intel Xeon E5-4640)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 1080

SPECint_rate_base2006 = 1040

Test date: Mar-2013

Hardware Availability: Nov-2012

Software Availability: Jun-2012

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 15:35:29 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 7 May 2013.