




SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)

SPECint®2006 = 54.0



Hardware

CPU Name: Intel Xeon E5-4650
 CPU Characteristics: Intel Turbo Boost Technology up to 3.30 GHz
 CPU MHz: 2700
 FPU: Integrated
 CPU(s) enabled: 32 cores, 4 chips, 8 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (32 x 8 GB 2Rx4 PC3-12800R-11, ECC)
 Disk Subsystem: 1 X 300 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.3 (Santiago)
 Compiler: 2.6.32-279.el6.x86_64
 Auto Parallel: C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)

SPECint2006 = 54.0

CPU2006 license: 9019

Test date: Jul-2012

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	332	29.4	331	29.5	334	29.3	282	34.6	282	34.7	283	34.6
401.bzip2	442	21.8	442	21.8	442	21.8	433	22.3	433	22.3	432	22.4
403.gcc	255	31.6	255	31.6	255	31.5	253	31.9	252	31.9	253	31.9
429.mcf	142	64.2	142	64.4	143	63.7	142	64.2	142	64.4	143	63.7
445.gobmk	462	22.7	462	22.7	462	22.7	415	25.3	415	25.3	415	25.3
456.hmmer	187	49.8	187	49.9	186	50.1	180	51.7	181	51.5	180	51.7
458.sjeng	444	27.3	444	27.2	444	27.2	446	27.2	497	24.3	446	27.1
462.libquantum	5.50	3770	5.49	3770	5.29	3910	5.50	3770	5.49	3770	5.29	3910
464.h264ref	531	41.7	540	41.0	536	41.2	424	52.2	422	52.4	431	51.3
471.omnetpp	239	26.1	239	26.1	239	26.1	170	36.8	171	36.5	171	36.6
473.astar	237	29.6	239	29.4	240	29.3	237	29.6	239	29.4	240	29.3
483.xalancbmk	141	48.9	141	48.8	141	48.8	133	51.9	132	52.4	133	52.1

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800
$Rev: 6800 $ $Date::: 2011-10-11 #\$ 6f2ebdff5032aaa42e583f96b07f99d3
running on localhost.localdomain Tue Jul 31 01:54:28 2012
```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz
        4 "physical id"s (chips)
        64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
        cpu cores : 8
        siblings : 16
        physical 0: cores 0 1 2 3 4 5 6 7
        physical 1: cores 0 1 2 3 4 5 6 7
        physical 2: cores 0 1 2 3 4 5 6 7
        physical 3: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)

SPECint2006 = 54.0

CPU2006 license: 9019

Test date: Jul-2012

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Platform Notes (Continued)

From /proc/meminfo

```
MemTotal:      264502632 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

/usr/bin/lsb_release -d

```
Red Hat Enterprise Linux Server release 6.3 (Santiago)
```

From /etc/*release* /etc/*version*

```
redhat-release: Red Hat Enterprise Linux Server release 6.3 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.3 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

uname -a:

```
Linux localhost.localdomain 2.6.32-279.el6.x86_64 #1 SMP Wed Jun 13 18:24:36
EDT 2012 x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jul 31 01:48

SPEC is set to: /opt/cpu2006-1.2

```
Filesystem      Type   Size  Used Avail Use% Mounted on
/dev/sdb1        ext4   275G   12G  249G   5%  /
```

Additional information from dmidecode:

```
Memory:
 32x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 2 rank
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,scatter"

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"

OMP_NUM_THREADS = "32"

Intel HT Technology=enable

Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Base Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks:

```
icpc -m64
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint2006 =	54.0
Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)	SPECint_base2006 =	49.8
CPU2006 license: 9019	Test date:	Jul-2012
Test sponsor: Cisco Systems	Hardware Availability:	Sep-2012
Tested by: Cisco Systems	Software Availability:	Feb-2012

Base Portability Flags

```
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 429.mcf: -DSPEC_CPU_LP64
 445.gobmk: -DSPEC_CPU_LP64
 456.hammer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 464.h264ref: -DSPEC_CPU_LP64
 471.omnetpp: -DSPEC_CPU_LP64
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/smartheap -lsmartheap64
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
400.perlbench: icc -m32
```

```
445.gobmk: icc -m32
```

```
464.h264ref: icc -m32
```

C++ benchmarks (except as noted below):

```
icpc -m32
```

```
473.astar: icpc -m64
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint2006 =	54.0
Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)	SPECint_base2006 =	49.8
CPU2006 license: 9019	Test date:	Jul-2012
Test sponsor: Cisco Systems	Hardware Availability:	Sep-2012
Tested by: Cisco Systems	Software Availability:	Feb-2012

Peak Portability Flags

```

400.perlbench: -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
   403.gcc: -DSPEC_CPU_LP64
   429.mcf: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
   473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LINUX

```

Peak Optimization Flags

C benchmarks:

```

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
               -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
          -opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
               -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32
               -ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -unroll14

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -unroll12 -ansi-alias

```

C++ benchmarks:

```

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -opt-ra-region-strategy=block -ansi-alias
               -Wl,-z,muldefs -L/smartheap -lsmartheap

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C420 M3 (Intel Xeon E5-4650, 2.70 GHz)

SPECint2006 = 54.0

CPU2006 license: 9019

Test date: Jul-2012

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Feb-2012

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 14:00:33 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 7 November 2012.