



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint®2006 = 38.9

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = 36.5

CPU2006 license: 9019


Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011



Hardware

CPU Name: Intel Xeon E5-2620
 CPU Characteristics: Intel Turbo Boost Technology up to 2.50 GHz
 CPU MHz: 2000
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 15 MB I+D on chip per chip
 Other Cache: None
 Memory: 128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and CL7)
 Disk Subsystem: 1 X 300 GB 10000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.2 (Santiago)
 2.6.32-220.el6.x86_64
 Compiler: C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = **38.9**

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = **36.5**

CPU2006 license: 9019

Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	437	22.3	441	22.2	440	22.2	373	26.2	373	26.2	373	26.2
401.bzip2	581	16.6	580	16.6	581	16.6	570	16.9	571	16.9	569	16.9
403.gcc	338	23.8	339	23.8	339	23.8	337	23.9	338	23.8	339	23.8
429.mcf	183	49.7	184	49.7	185	49.4	183	49.7	184	49.7	185	49.4
445.gobmk	589	17.8	589	17.8	588	17.8	551	19.1	551	19.0	550	19.1
456.hammer	245	38.1	245	38.1	245	38.1	238	39.2	238	39.2	238	39.1
458.sjeng	585	20.7	585	20.7	584	20.7	587	20.6	586	20.6	586	20.7
462.libquantum	11.9	1740	11.9	1740	11.9	1740	11.9	1740	11.9	1740	11.9	1740
464.h264ref	667	33.2	669	33.1	665	33.3	560	39.5	559	39.6	558	39.6
471.omnetpp	326	19.2	329	19.0	329	19.0	258	24.2	258	24.3	258	24.2
473.astar	320	22.0	315	22.3	317	22.2	320	22.0	315	22.3	317	22.2
483.xalancbmk	183	37.8	183	37.7	183	37.7	175	39.5	175	39.5	174	39.7

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:

Processor C6 Report set to Disabled

Processor C1E set to Disabled

CPU Performance set to HPC

LV DDR Mode set to Performance-mode

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date:: 2011-10-11 #\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on localhost.localdomain Fri May 11 13:24:23 2012

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz

2 "physical id"s (chips)

12 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 6

siblings : 6

physical 0: cores 0 1 2 3 4 5

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

<http://www.spec.org/>

Page 2



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 38.9

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = 36.5

CPU2006 license: 9019

Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011

Platform Notes (Continued)

physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB

```
From /proc/meminfo
MemTotal:      132102432 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)
```

```
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

```
uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 May 11 13:17
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal       ext4      275G  8.0G  253G   4% /
```

Additional information from dmidecode:

```
Memory:
16x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 1 rank
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"
OMP_NUM_THREADS = "12"
```

Intel HT Technology = disable

Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

Base Compiler Invocation

C benchmarks:

```
icc -m64
```

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

http://www.spec.org/

Page 3



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 38.9

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = 36.5

CPU2006 license: 9019

Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011

Base Compiler Invocation (Continued)

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/smartheap -lsmartheap64

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

400.perlbench: icc -m32

445.gobmk: icc -m32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 38.9

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = 36.5

CPU2006 license: 9019

Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011

Peak Compiler Invocation (Continued)

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 38.9

Cisco UCS B200 M3 (Intel Xeon E5-2620, 2.00 GHz)

SPECint_base2006 = 36.5

CPU2006 license: 9019

Test date: May-2012

Test sponsor: Cisco Systems

Hardware Availability: Jun-2012

Tested by: Cisco Systems

Software Availability: Dec-2011

Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 06:21:57 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 5 June 2012.