



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

**SGI**

**SPECint\_rate2006 = Not Run**

**SGI UV 2000 (Intel Xeon E5-4650, 2.7 GHz)**

**SPECint\_rate\_base2006 = 16700**

**CPU2006 license:** 4


**Test date:** May-2012

**Test sponsor:** SGI

**Hardware Availability:** Jun-2012

**Tested by:** SGI

**Software Availability:** May-2012



## Hardware

CPU Name: Intel Xeon E5-4650  
 CPU Characteristics: Intel Turbo Boost Technology disabled  
 CPU MHz: 2700  
 FPU: Integrated  
 CPU(s) enabled: 512 cores, 64 chips, 8 cores/chip, 2 threads/core  
 CPU(s) orderable: 4-256 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 256 KB I+D on chip per core  
 L3 Cache: 20 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 2 TB (256 x 8 GB 2Rx4 PC3-12800R-11, ECC)  
 Disk Subsystem: 2 TB tmpfs  
 Other Hardware: NUMAlink6 routers

## Software

Operating System: SUSE Linux Enterprise Server 11 (x86\_64) SP2, Kernel 3.0.13-0.27.1-uv  
 Compiler: C/C++: Version 12.1.0.225 of Intel C++ Studio XE for Linux  
 Auto Parallel: No  
 File System: tmpfs  
 System State: Run Level 3 (multi-user)  
 Base Pointers: 32-bit  
 Peak Pointers: 32/64-bit  
 Other Software: Microquill SmartHeap V9.01, SGI Foundation Software 2.6, Build 706r30.sles11sp2-1205012006, SGI Accelerate 1.4, Build 706r30.sles11sp2-1205012006



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

**SGI**

**SPECint\_rate2006 = Not Run**

**SGI UV 2000 (Intel Xeon E5-4650, 2.7 GHz)**

**SPECint\_rate\_base2006 = 16700**

**CPU2006 license:** 4

**Test date:** May-2012

**Test sponsor:** SGI

**Hardware Availability:** Jun-2012

**Tested by:** SGI

**Software Availability:** May-2012

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	1016	749	13300	<b>751</b>	<b>13200</b>	752	13200							
401.bzip2	1016	1019	9630	<b>1019</b>	<b>9620</b>	1022	9600							
403.gcc	1016	<b>643</b>	<b>12700</b>	640	12800	644	12700							
429.mcf	1016	<b>417</b>	<b>22200</b>	403	23000	422	21900							
445.gobmk	1016	1054	10100	<b>1042</b>	<b>10200</b>	1042	10200							
456.hmmer	1016	448	21200	<b>450</b>	<b>21100</b>	451	21000							
458.sjeng	1016	931	13200	<b>931</b>	<b>13200</b>	931	13200							
462.libquantum	1016	193	109000	<b>193</b>	<b>109000</b>	193	109000							
464.h264ref	1016	980	22900	<b>980</b>	<b>22900</b>	977	23000							
471.omnetpp	1016	<b>636</b>	<b>9980</b>	637	9970	636	9990							
473.astar	1016	<b>702</b>	<b>10200</b>	703	10100	701	10200							
483.xalancbmk	1016	399	17600	403	17400	<b>399</b>	<b>17600</b>							

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The dplace mechanism was used to bind copies to processors. The config file option 'submit' was used to generate dplace commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Tmpfs filesystem set up with:

```
mount -t tmpfs -o remount,size=2048g,rw,mpol=interleave tmpfs /dev/shm/
The mpol=interleave option sets the NUMA memory allocation
policy for all files to allocate from each node in turn.
```

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/dev/shm/cpu2006-1.2/libs/32:/dev/shm/cpu2006-1.2/libs/64"
```

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RHEL5.5

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1 > /proc/sys/vm/drop_caches
```



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

SGI

SPECint\_rate2006 = Not Run

SGI UV 2000 (Intel Xeon E5-4650, 2.7 GHz)

SPECint\_rate\_base2006 = 16700

CPU2006 license: 4

Test date: May-2012

Test sponsor: SGI

Hardware Availability: Jun-2012

Tested by: SGI

Software Availability: May-2012

## Base Compiler Invocation

C benchmarks:

icc -m32

C++ benchmarks:

icpc -m32

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LINUX\_IA32

462.libquantum: -DSPEC\_CPU\_LINUX

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

-xAVX -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:

-xAVX -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/smartheap -lsmartheap

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>  
<http://www.spec.org/cpu2006/flags/SGI-platform.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>  
<http://www.spec.org/cpu2006/flags/SGI-platform.xml>



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

**SGI**

**SPECint\_rate2006 = Not Run**

**SGI UV 2000 (Intel Xeon E5-4650, 2.7 GHz)**

**SPECint\_rate\_base2006 = 16700**

**CPU2006 license:** 4

**Test date:** May-2012

**Test sponsor:** SGI

**Hardware Availability:** Jun-2012

**Tested by:** SGI

**Software Availability:** May-2012

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 09:01:44 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 22 May 2012.