



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint®_rate2006 = 705

Cisco UCS C460 M1 (Intel Xeon L7555, 1.87 GHz)

SPECint_rate_base2006 = 684

CPU2006 license: 9019


Test date: May-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Mar-2011



Hardware

CPU Name: Intel Xeon L7555
 CPU Characteristics: Intel Turbo Boost Technology up to 2.53 GHz
 CPU MHz: 1867
 FPU: Integrated
 CPU(s) enabled: 32 cores, 4 chips, 8 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2,3,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 24 MB I+D on chip per chip
 Other Cache: None
 Memory: 1 TB (64 x 16 GB 4Rx4 PC3-8500R-9, ECC)
 Disk Subsystem: 146 GB SAS, 15K RPM
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.1 Beta
 Kernel 2.6.32-130.el6.x86_64
 Compiler: Intel C++ Compiler XE for applications running on IA-32
 Version 12.0.1.116 Build 20101116
 Auto Parallel: No
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01
 Binaries compiled on RHEL5.5 with binutils-2.17.50.0.6-14.el5



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 705

Cisco UCS C460 M1 (Intel Xeon L7555, 1.87 GHz)

SPECint_rate_base2006 = 684

CPU2006 license: 9019

Test date: May-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Mar-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	64	1187	527	1184	528	1186	527	64	989	632	987	634	988	633
401.bzip2	64	1562	395	1564	395	1564	395	64	1471	420	1467	421	1468	421
403.gcc	64	903	570	906	569	909	567	64	899	573	912	565	902	571
429.mcf	64	623	936	623	937	622	938	32	379	769	379	770	379	771
445.gobmk	64	1109	605	1111	604	1109	605	64	1056	636	1056	636	1056	636
456.hammer	64	724	825	721	828	714	837	32	325	920	325	919	325	920
458.sjeng	64	1327	583	1330	582	1328	583	64	1245	622	1247	621	1247	621
462.libquantum	64	422	3150	419	3170	422	3150	64	422	3150	419	3170	422	3150
464.h264ref	64	1712	827	1713	827	1674	846	64	1706	830	1704	831	1704	831
471.omnetpp	64	931	430	931	430	931	430	64	849	471	847	472	848	471
473.astar	64	1067	421	1065	422	1066	421	64	1067	421	1065	422	1066	421
483.xalancbmk	64	643	687	643	686	644	686	64	643	687	643	686	644	686

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
Large pages were disabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 705

Cisco UCS C460 M1 (Intel Xeon L7555, 1.87 GHz)

SPECint_rate_base2006 = 684

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2011

Hardware Availability: Mar-2011

Software Availability: Mar-2011

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/smartheap -lsmartheap
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 705

Cisco UCS C460 M1 (Intel Xeon L7555, 1.87 GHz)

SPECint_rate_base2006 = 684

CPU2006 license: 9019

Test date: May-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Mar-2011

Peak Portability Flags (Continued)

456.hmmcr: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

401.bzp2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

429.mcf: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -auto-ilp32

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -auto-ilp32

456.hmmcr: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 705

Cisco UCS C460 M1 (Intel Xeon L7555, 1.87 GHz)

SPECint_rate_base2006 = 684

CPU2006 license: 9019

Test date: May-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Mar-2011

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 22:06:10 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 July 2011.