



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint®2006 = 31.8

IBM System x3500 M3 (Intel Xeon E5620)

SPECint_base2006 = 29.6

CPU2006 license: 11


Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010



Hardware

CPU Name: Intel Xeon E5620
 CPU Characteristics: Intel Turbo Boost Technology up to 2.66 GHz
 CPU MHz: 2400
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 x 4 GB PC3-10600R CL9, 2 Rank)
 Disk Subsystem: 1 x 73 GB SAS, 15000RPM
 Other Hardware: None

Software

Operating System: SuSe Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-default
 Compiler: Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064
 Auto Parallel: Yes
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V8.1



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 31.8

IBM System x3500 M3 (Intel Xeon E5620)

SPECint_base2006 = 29.6

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	470	20.8	470	20.8	470	20.8	405	24.1	404	24.2	404	24.2
401.bzip2	613	15.7	612	15.8	612	15.8	612	15.8	612	15.8	612	15.8
403.gcc	398	20.2	399	20.2	397	20.3	354	22.7	354	22.7	355	22.7
429.mcf	250	36.4	249	36.6	250	36.5	228	39.9	231	39.5	232	39.4
445.gobmk	543	19.3	542	19.3	542	19.3	495	21.2	495	21.2	495	21.2
456.hammer	248	37.7	248	37.7	248	37.6	240	38.8	240	38.8	241	38.8
458.sjeng	583	20.8	584	20.7	586	20.7	559	21.6	560	21.6	559	21.6
462.libquantum	46.2	448	46.2	448	46.0	450	45.8	452	46.4	446	45.8	452
464.h264ref	758	29.2	756	29.3	757	29.3	680	32.6	680	32.5	680	32.5
471.omnetpp	329	19.0	331	18.9	330	18.9	264	23.7	265	23.6	265	23.6
473.astar	426	16.5	428	16.4	426	16.5	409	17.2	408	17.2	409	17.1
483.xalancbmk	233	29.7	229	30.1	229	30.1	234	29.5	234	29.5	234	29.5

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Platform Notes

Turbo Mode Enable
Turbo Boost set to Traditional
CPU C State Enable
Data Reuse Disable

General Notes

Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
'ulimit -s unlimited' was used to set the stack size to unlimited prior to run
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 31.8

IBM System x3500 M3 (Intel Xeon E5620)

SPECint_base2006 = 29.6

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Base Portability Flags

```

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

```

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32

429.mcf: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 31.8

IBM System x3500 M3 (Intel Xeon E5620)

SPECint_base2006 = 29.6

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Peak Compiler Invocation (Continued)

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
 -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
 -opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
 -ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
 -ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
 -opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll2 -ansi-alias

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation SPECint2006 = 31.8

IBM System x3500 M3 (Intel Xeon E5620) SPECint_base2006 = 29.6

CPU2006 license: 11 Test date: May-2010
Test sponsor: IBM Corporation Hardware Availability: Jun-2010
Tested by: IBM Corporation Software Availability: Jan-2010

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap
473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64
483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch
-Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100601.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100601.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 08:12:18 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 22 June 2010.