



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint®2006 = 33.1

IBM BladeCenter HS22 (Intel Xeon E5630)

SPECint_base2006 = 30.7

CPU2006 license: 11


Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Mar-2010

Tested by: IBM Corporation

Software Availability: Jan-2010



Hardware

CPU Name: Intel Xeon E5630
 CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz
 CPU MHz: 2533
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 24 GB (12 x 2 GB PC3-10600R CL9, 2 Rank, running at 1066 MHz)
 Disk Subsystem: 1 x 73 GB SAS, 15000 RPM
 Other Hardware: None

Software

Operating System: SuSE Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-default
 Compiler: Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1
 Build 20091130 Package ID: l_cproc_p_11.1.064
 Auto Parallel: Yes
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V8.1



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 33.1

IBM BladeCenter HS22 (Intel Xeon E5630)

SPECint_base2006 = 30.7

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Mar-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	452	21.6	449	21.8	450	21.7	386	25.3	387	25.2	386	25.3
401.bzip2	585	16.5	585	16.5	585	16.5	585	16.5	591	16.3	585	16.5
403.gcc	390	20.6	387	20.8	389	20.7	345	23.3	346	23.3	345	23.3
429.mcf	246	37.1	246	37.1	246	37.0	218	41.9	224	40.8	223	40.9
445.gobmk	519	20.2	518	20.2	516	20.3	472	22.2	473	22.2	473	22.2
456.hammer	237	39.3	236	39.6	236	39.6	229	40.8	229	40.7	229	40.8
458.sjeng	562	21.5	560	21.6	560	21.6	537	22.5	536	22.6	537	22.5
462.libquantum	44.6	464	44.2	468	44.8	462	43.4	477	43.6	475	43.6	475
464.h264ref	719	30.8	719	30.8	724	30.6	648	34.2	649	34.1	648	34.1
471.omnetpp	332	18.8	331	18.9	341	18.4	265	23.6	265	23.6	266	23.5
473.astar	409	17.2	408	17.2	409	17.2	393	17.9	392	17.9	392	17.9
483.xalancbmk	220	31.4	221	31.2	220	31.4	224	30.8	224	30.9	224	30.8

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Platform Notes

Turbo Mode enabled
Turbo Boost set to Traditional
Power C-states enabled
Demand Scrub disabled

General Notes

'ulimit -s unlimited' was used to set the stack size to unlimited prior to run
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter
Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 33.1

IBM BladeCenter HS22 (Intel Xeon E5630)

SPECint_base2006 = 30.7

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Mar-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 429.mcf: -DSPEC_CPU_LP64
 445.gobmk: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 464.h264ref: -DSPEC_CPU_LP64
 471.omnetpp: -DSPEC_CPU_LP64
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32

429.mcf: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint2006 = 33.1

IBM BladeCenter HS22 (Intel Xeon E5630)

SPECint_base2006 = 30.7

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Mar-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Peak Compiler Invocation (Continued)

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
 -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
 -opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
 -ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
 -ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
 -opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
 -prof-use(pass 2) -unroll2 -ansi-alias

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation **SPECint2006 = 33.1**

IBM BladeCenter HS22 (Intel Xeon E5630) **SPECint_base2006 = 30.7**

CPU2006 license: 11	Test date: May-2010
Test sponsor: IBM Corporation	Hardware Availability: Mar-2010
Tested by: IBM Corporation	Software Availability: Jan-2010

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
 -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
 -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch
 -Wl,-z,muldefs
 -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100603.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100603.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 09:36:42 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 3 June 2010.