



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023



— SPECrate®2017_int_base (841)

----- SPECrate®2017_int_peak (897)

Hardware

CPU Name: AMD EPYC 9654P
Max MHz: 3700
Nominal: 2400
Enabled: 96 cores, 1 chip, 2 threads/core
Orderable: 1 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 384 MB I+D on chip per chip, 32 MB shared / 8 cores
Other: None
Memory: 768 GB (12 x 64 GB 2Rx4 PC5-5600B-R, running at 4800)
Storage: 1 x 1.6 TB NVME SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP5 kernel version 5.14.21-150500.53-default
Compiler: C/C++/Fortran: Version 4.0.0 of AOCC
Parallel: No
Firmware: Version 4.3.4a released May-2024
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: None
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	192	463	660	464	659	466	656	192	463	660	464	659	466	656	466	656
502.gcc_r	192	457	595	458	593	460	591	192	339	801	342	796	340	800	340	800
505.mcf_r	192	264	1170	264	1180	265	1170	192	264	1170	264	1180	265	1170	265	1170
520.omnetpp_r	192	638	395	626	402	638	395	192	636	396	634	397	634	397	634	397
523.xalancbmk_r	192	238	851	235	862	234	865	192	170	1200	169	1200	169	1200	169	1200
525.x264_r	192	156	2160	156	2160	155	2170	192	156	2160	156	2160	155	2170	155	2170
531.deepsjeng_r	192	291	756	291	757	290	759	192	291	756	291	757	290	759	290	759
541.leela_r	192	427	745	424	751	423	752	192	427	745	424	751	423	752	423	752
548.exchange2_r	192	241	2090	241	2090	241	2090	192	238	2110	237	2120	238	2120	238	2120
557.xz_r	192	469	442	470	441	471	441	192	469	442	470	441	471	441	471	441

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
 'numactl' was used to bind copies to the cores.
 See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
 'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
 numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
 To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
 To free node-local memory and avoid remote memory usage,
 'sysctl -w vm.zone_reclaim_mode=1' run as root.
 To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
 To disable address space layout randomization (ASLR) to reduce run-to-run
 variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) only on request for base runs,
 'echo madvise > /sys/kernel/mm/transparent_hugepage/enabled' run as root.
 To enable THP for all allocations for peak runs,
 'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
 'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
    "/home/cpu2017/amd_rate_aocc400_znver4_A_lib/lib:/home/cpu2017/amd_rate_aocc400_znver4_A_lib/lib32:"
MALLOC_CONF = "retain:true"
```

Environment variables set by runcpu during the 523.xalancbmk_r peak run:

```
MALLOC_CONF = "thp:never"
```

General Notes

Binaries were compiled on a system with 2x AMD EPYC 9174F CPU + 1.5TiB Memory using RHEL 8.6

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS settings:

NUMA nodes per socket set to NPS4
Determinism Slider set to Power
DF C-States set to Disabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Thu Aug 15 10:41:24 2024
```

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Platform Notes (Continued)

```
20. /sys/devices/virtual/dmi/id  
21. dmidecode  
22. BIOS
```

```
-----  
1. uname -a  
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)  
x86_64 x86_64 x86_64 GNU/Linux
```

```
-----  
2. w  
10:41:24 up 4 min, 1 user, load average: 2.18, 1.32, 0.58  
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT  
root ttys1 - 10:40 28.00s 1.19s 0.12s /bin/bash ./amd_rate_aocc400_znver4_A1.sh
```

```
-----  
3. Username  
From environment variable $USER: root
```

```
-----  
4. ulimit -a  
core file size          (blocks, -c) unlimited  
data seg size           (kbytes, -d) unlimited  
scheduling priority     (-e) 0  
file size               (blocks, -f) unlimited  
pending signals          (-i) 3094599  
max locked memory       (kbytes, -l) 2097152  
max memory size         (kbytes, -m) unlimited  
open files              (-n) 1024  
pipe size               (512 bytes, -p) 8  
POSIX message queues    (bytes, -q) 819200  
real-time priority      (-r) 0  
stack size              (kbytes, -s) unlimited  
cpu time                (seconds, -t) unlimited  
max user processes       (-u) 3094599  
virtual memory           (kbytes, -v) unlimited  
file locks              (-x) unlimited
```

```
-----  
5. sysinfo process ancestry  
/usr/lib/systemd/systemd --switched-root --system --deserialize 34  
login -- root  
-bash  
python3 ./run_amd_rate_aocc400_znver4_A1.py -b intrate  
/bin/bash ./amd_rate_aocc400_znver4_A1.sh  
runcpu --config amd_rate_aocc400_znver4_A1.cfg --tune all --reportable --iterations 3 intrate  
runcpu --configfile amd_rate_aocc400_znver4_A1.cfg --tune all --reportable --iterations 3 --nopower  
--runmode rate --tune base:peak --size test:train:refrate intrate --nopreenv --note-preenv --logfile  
$SPEC/tmp/CPU2017.001/templogs/preenv.intrate.001.0.log --lognum 001.0 --from_runcpu 2  
specperl $SPEC/bin/sysinfo  
$SPEC = /home/cpu2017
```

```
-----  
6. /proc/cpuinfo  
model name      : AMD EPYC 9654P 96-Core Processor  
vendor_id       : AuthenticAMD  
cpu family     : 25  
model          : 17  
stepping        : 1
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
microcode      : 0xa101148
bugs          : sysret_ss_attrs spectre_v1 spectre_v2 spec_store_bypass
TLB size       : 3584 4K pages
cpu cores     : 96
siblings       : 192
1 physical ids (chips)
192 processors (hardware threads)
physical id 0: core ids 0-95
physical id 0: apicids 0-191
```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.37.4:

```
Architecture:           x86_64
CPU op-mode(s):         32-bit, 64-bit
Address sizes:          52 bits physical, 57 bits virtual
Byte Order:              Little Endian
CPU(s):                 192
On-line CPU(s) list:   0-191
Vendor ID:              AuthenticAMD
Model name:             AMD EPYC 9654P 96-Core Processor
CPU family:             25
Model:                  17
Thread(s) per core:    2
Core(s) per socket:    96
Socket(s):              1
Stepping:               1
Frequency boost:        enabled
CPU max MHz:            3707.8120
CPU min MHz:            1500.0000
BogoMIPS:                4792.49
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
                        clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm
                        constant_tsc rep_good amd_lbr_v2 nopl nonstop_tsc cpuid extd_apicid
                        aperfmpf rapl pnpi pclmulqdq monitor ssse3 fma cx16 pcid sse4_1 sse4_2
                        x2apic movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm
                        extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt
                        tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_13
                        cdp_13 invpcid_single hw_pstate ssbd mba perfmon_v2 ibrs ibpb stibp
                        vmmcall fsgsbase bmi1 avx2 smep bmi2 erms invpcid cqm rdt_a avx512f
                        avx512dq rdseed adx smap avx512ifma clflushopt clwb avx512cd sha_ni
                        avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc
                        cqm_mbm_total cqm_mbm_local avx512_bf16 clzero irperf xsaveerptr rdpru
                        wbnoinvd amd_ppin cppc arat npt lbrv svm_lock nrrip_save tsc_scale
                        vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic
                        v_vmsave_vmload vgif v_spec_ctrl avx512vbmi umip pku ospke avx512_vbmi
                        gfni vaes vpclmulqdq avx512_vnni avx512_bitalg avx512_vpopcntdq la57 rdpid
                        overflow_recov succor smca fsrm flush_lld
Virtualization:          AMD-V
L1d cache:                3 MiB (96 instances)
L1i cache:                3 MiB (96 instances)
L2 cache:                96 MiB (96 instances)
L3 cache:                384 MiB (12 instances)
NUMA node(s):             4
NUMA node0 CPU(s):        0-23,96-119
NUMA node1 CPU(s):        24-47,120-143
NUMA node2 CPU(s):        48-71,144-167
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

NUMA node3 CPU(s):	72-95,168-191
Vulnerability Itlb multihit:	Not affected
Vulnerability Llftf:	Not affected
Vulnerability Mds:	Not affected
Vulnerability Meltdown:	Not affected
Vulnerability Mmio stale data:	Not affected
Vulnerability Retbleed:	Not affected
Vulnerability Spec store bypass:	Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1:	Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:	Mitigation; Retpolines, IBPB conditional, IBRS_FW, STIBP always-on, RSB filling, PBRSB-eIBRS Not affected
Vulnerability Srbds:	Not affected
Vulnerability Tsx async abort:	Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	3M	8	Data	1	64	1	64
L1i	32K	3M	8	Instruction	1	64	1	64
L2	1M	96M	8	Unified	2	2048	1	64
L3	32M	384M	16	Unified	3	32768	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)

node 0 cpus: 0-23,96-119

node 0 size: 193222 MB

node 0 free: 192004 MB

node 1 cpus: 24-47,120-143

node 1 size: 193523 MB

node 1 free: 192309 MB

node 2 cpus: 48-71,144-167

node 2 size: 193523 MB

node 2 free: 192552 MB

node 3 cpus: 72-95,168-191

node 3 size: 193410 MB

node 3 free: 192519 MB

node distances:

node 0 1 2 3

0: 10 12 12 12

1: 12 10 12 12

2: 12 12 10 12

3: 12 12 12 10

9. /proc/meminfo

MemTotal: 792248624 kB

10. who -r

run-level 3 Aug 15 10:40

11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)

Default Target Status

multi-user running

12. Services, from systemctl list-unit-files

STATE UNIT FILES

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Platform Notes (Continued)

```
enabled           YaST2-Firstboot YaST2-Second-Stage apparmor audittd cron getty@ irqbalance issue-generator
                  kbdsettings klog lvm2-monitor nsqd postfix purge-kernels rollback rsyslog smartd sshd
                  systemd-pstore wickedd-wickedd-wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime   systemd-remount-fs
disabled          autofs autostart-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                  chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                  firewalld gpm grub2-once haveged haveged-switch-root hv_fcphy_daemon hv_kvp_daemon
                  hv_vss_daemon hwloc-dump-hwdata ipmi ipmievrd issue-add-ssh-keys kexec-load ksm kvm_stat
                  lunmask man-db-create multipathd munge nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd
                  salt-minion serial-getty@ slurmd smartd_generate_opts snmpd snmptrapd svnservice
                  systemd-boot-check-no-failures systemd-network-generator systemd-sysext
                  systemd-time-wait-sync systemd-timesyncd udisks2 yplibd

indirect          wickedd
```

```
-----  
13. Linux kernel boot-time arguments, from /proc/cmdline  
BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default  
root=UUID=e8c160f1-1c7f-452d-a482-9898e4af1927  
splash=silent  
mitigations=auto  
quiet  
security=apparmor
```

```
-----  
14. cpupower frequency-info  
analyzing CPU 0:  
    current policy: frequency should be within 1.50 GHz and 2.40 GHz.  
              The governor "performance" may decide which speed to use  
              within this range.  
    boost state support:  
      Supported: yes  
      Active: yes
```

```
-----  
15. sysctl  
kernel.numa_balancing          1  
kernel.randomize_va_space       0  
vm.compaction_proactiveness    20  
vm.dirty_background_bytes       0  
vm.dirty_background_ratio      10  
vm.dirty_bytes                 0  
vm.dirty_expire_centisecs     3000  
vm.dirty_ratio                 8  
vm.dirty_writeback_centisecs   500  
vm.dirtytime_expire_seconds    43200  
vm.extfrag_threshold           500  
vm.min_unmapped_ratio          1  
vm.nr_hugepages                0  
vm.nr_hugepages_mempolicy      0  
vm.nr_overcommit_hugepages     0  
vm.swappiness                   1  
vm.watermark_boost_factor      15000  
vm.watermark_scale_factor       10  
vm.zone_reclaim_mode           1
```

```
-----  
16. /sys/kernel/mm/transparent_hugepage  
defrag           [always] defer defer+madvise madvise never  
enabled          [always] madvise never  
hpage_pmd_size  2097152
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Platform Notes (Continued)

```
shmem_enabled    always within_size advise [never] deny force
```

```
-----  
17. /sys/kernel/mm/transparent_hugepage/khugepaged  
    alloc_sleep_millisecs 60000  
    defrag 1  
    max_ptes_none 511  
    max_ptes_shared 256  
    max_ptes_swap 64  
    pages_to_scan 4096  
    scan_sleep_millisecs 10000
```

```
-----  
18. OS release  
From /etc/*-release /etc/*-version  
os-release SUSE Linux Enterprise Server 15 SP5
```

```
-----  
19. Disk information  
SPEC is set to: /home/cpu2017  
Filesystem      Type   Size  Used Avail Use% Mounted on  
/dev/sdb3        btrfs  215G  11G  203G  6% /home
```

```
-----  
20. /sys/devices/virtual/dmi/id  
Vendor:          Cisco Systems Inc  
Product:         UCSC-C245-M8SX  
Serial:          WZP2750Z0CS
```

```
-----  
21. dmidecode  
Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section.  
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately  
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the  
"DMTF SMBIOS" standard.  
Memory:  
12x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4800
```

```
-----  
22. BIOS  
(This section combines info from /sys/devices and dmidecode.)  
BIOS Vendor:      Cisco Systems, Inc.  
BIOS Version:     C245M8.4.3.4a.0.0520240849  
BIOS Date:        05/20/2024  
BIOS Revision:    5.27
```

Compiler Version Notes

```
=====  
C | 502.gcc_r(peak)  
-----  
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)  
Target: i386-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin  
-----  
=====
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Compiler Version Notes (Continued)

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C | 502.gcc_r(peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C++ | 523.xalancbmk_r(peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base,
| peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C++ | 523.xalancbmk_r(peak)

AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-4.0.0/bin

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base,
| peak)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

<h1>Cisco Systems</h1> <p>Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)</p>	SPECrate®2017_int_base = 841 SPECrate®2017_int_peak = 897
CPU2017 License: 9019 Test Sponsor: Cisco Systems Tested by: Cisco Systems	Test Date: Aug-2024 Hardware Availability: Jun-2024 Software Availability: Jun-2023

Compiler Version Notes (Continued)

```
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aoxx/aoxx-compiler-4.0.0/bin
```

Fortran | 548.exchange2 r(base, peak)

```
AMD clang version 14.0.6 (CLANG: AOCC_4.0.0-Build#434 2022_10_28) (based on LLVM Mirror.Version.14.0.6)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aoxx-compiler-4.0.0/bin
```

Base Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Base Portability Flags

```
500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Aug-2024

Hardware Availability: Jun-2024

Software Availability: Jun-2023

Base Optimization Flags (Continued)

C benchmarks (continued):

```
-Wl,-mllvm -Wl,-ldist-scalar-expand -fenable-aggressive-gather  
-z muldefs -O3 -march=znver4 -fveclib=AMDLIBM -ffast-math  
-fstruct-layout=7 -mllvm -unroll-threshold=50  
-mllvm -inline-threshold=1000 -fremap-arrays -fstrip-mining  
-mllvm -reduce-array-computations=3 -zopt -lamdlibm -lflang  
-lamdalloc
```

C++ benchmarks:

```
-m64 -futto -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -z muldefs -O3  
-march=znver4 -fveclib=AMDLIBM -ffast-math  
-mllvm -unroll-threshold=100 -finline-aggressive  
-mllvm -loop-unswitch-threshold=200000  
-mllvm -reduce-array-computations=3 -zopt  
-fvirtual-function-elimination -fvisibility=hidden -lamdlibm -lflang  
-lamdalloc-ext
```

Fortran benchmarks:

```
-m64 -futto -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-inline-recursion=4 -Wl,-mllvm -Wl,-lsr-in-nested-loop  
-Wl,-mllvm -Wl,-enable-iv-split -z muldefs -O3 -march=znver4  
-fveclib=AMDLIBM -ffast-math -fepilog-vectorization-of-inductions  
-mllvm -optimize-strided-mem-cost -floop-transform  
-mllvm -unroll-aggressive -mllvm -unroll-threshold=500 -lamdlibm  
-lflang -lamdalloc
```

Base Other Flags

C benchmarks:

```
-Wno-unused-command-line-argument
```

C++ benchmarks:

```
-Wno-unused-command-line-argument
```

Fortran benchmarks:

```
-Wno-unused-command-line-argument
```



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Peak Portability Flags

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64

502.gcc_r: -D_FILE_OFFSET_BITS=64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: basepeak = yes

502.gcc_r: -m32 -f1to -z muldefs -Ofast -march=znver4
-fveclib=AMDLIB -ffast-math -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays -fstrip-mining
-mllvm -inline-threshold=1000
-mllvm -reduce-array-computations=3 -zopt -fgnu89-inline
-lamdalloc

505.mcf_r: basepeak = yes

525.x264_r: basepeak = yes

557.xz_r: basepeak = yes

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Peak Optimization Flags (Continued)

C++ benchmarks:

```
520.omnetpp_r: -m64 -flto -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver4 -fveclib=AMDLIBM -ffast-math  
-finline-aggressive -mllvm -unroll-threshold=100  
-mllvm -reduce-array-computations=3 -zopt  
-fvirtual-function-elimination -fvisibility=hidden  
-lamdlibm -lamdalloc-ext
```

```
523.xalancbmk_r: -m32 -flto -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-do-block-reorder=aggressive  
-fno-loop-reroll -Ofast -march=znver4 -fveclib=AMDLIBM  
-ffast-math -finline-aggressive  
-mllvm -unroll-threshold=100  
-mllvm -reduce-array-computations=3 -zopt  
-mllvm -do-block-reorder=aggressive  
-fvirtual-function-elimination -fvisibility=hidden  
-lamdalloc-ext
```

```
531.deepsjeng_r: basepeak = yes
```

```
541.leela_r: basepeak = yes
```

Fortran benchmarks:

```
-m64 -flto -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-inline-recursion=4 -Wl,-mllvm -Wl,-lsr-in-nested-loop  
-Wl,-mllvm -Wl,-enable-iv-split -O3 -march=znver4 -fveclib=AMDLIBM  
-ffast-math -fepilog-vectorization-of-inductions  
-mllvm -optimize-strided-mem-cost -floop-transform  
-mllvm -unroll-aggressive -mllvm -unroll-threshold=500 -lamdlibm  
-lflang -lamdalloc
```

Peak Other Flags

C benchmarks (except as noted below):

```
-Wno-unused-command-line-argument
```

```
502.gcc_r: -L/usr/lib32 -Wno-unused-command-line-argument  
-L/home/work/cpu2017/v119/aocc4/znver4/rate/amd_rate_aocc400_znver4_A_lib/lib32
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9654P 96 -Core Processor)

SPECrate®2017_int_base = 841

SPECrate®2017_int_peak = 897

CPU2017 License: 9019

Test Date: Aug-2024

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2024

Tested by: Cisco Systems

Software Availability: Jun-2023

Peak Other Flags (Continued)

C++ benchmarks (except as noted below):

-Wno-unused-command-line-argument

523.xalancbmk_r: -L/usr/lib32 -Wno-unused-command-line-argument
-L/home/work/cpu2017/v119/aocc4/znver4/rate/amd_rate_aocc400_znver4_A_lib/lib32

Fortran benchmarks:

-Wno-unused-command-line-argument

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc400-flags.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revA.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc400-flags.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revA.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-08-15 10:41:23-0400.

Report generated on 2024-09-11 09:38:52 by CPU2017 PDF formatter v6716.

Originally published on 2024-09-10.