



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation


**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
AD400TR-28/R/T  
(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate®2017\_int\_base = 110**

**SPECrate®2017\_int\_peak = 114**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Oct-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019



### Hardware

CPU Name: Intel Xeon Silver 4210  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 20 cores, 2 chips, 2 threads/core  
 Orderable: 1, 2 (chip)s  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R, running at 2400)  
 Storage: 1 x 480 GB SSD  
 Other: None

### Software

OS: CentOS Linux release 7.7.1908 (Core)  
 3.10.0-1062.el7.x86\_64  
 Compiler: C/C++: Version 19.0.4.243 of Intel C/C++ Compiler Build 20190416 for Linux;  
 Fortran: Version 19.0.4.243 of Intel Fortran Compiler Build 20190416 for Linux  
 Parallel: No  
 Firmware: Version 5.14 released May-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: None



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
AD400TR-28/R/T  
(2.20 GHz, Intel Xeon Silver 4210)

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Oct-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	40	760	83.8	<b><u>762</u></b>	<b><u>83.5</u></b>	762	83.5	40	<b><u>663</u></b>	<b><u>96.0</u></b>	662	96.2	667	95.5
502.gcc_r	40	623	91.0	620	91.3	<b><u>622</u></b>	<b><u>91.1</u></b>	40	558	101	560	101	<b><u>559</u></b>	<b><u>101</u></b>
505.mcf_r	40	<b><u>437</u></b>	<b><u>148</u></b>	433	149	437	148	40	434	149	<b><u>433</u></b>	<b><u>149</u></b>	433	149
520.omnetpp_r	40	<b><u>707</u></b>	<b><u>74.2</u></b>	707	74.2	707	74.2	40	707	74.2	706	74.4	<b><u>707</u></b>	<b><u>74.3</u></b>
523.xalancbmk_r	40	328	129	327	129	<b><u>327</u></b>	<b><u>129</u></b>	40	306	138	<b><u>306</u></b>	<b><u>138</u></b>	306	138
525.x264_r	40	344	204	<b><u>344</u></b>	<b><u>203</u></b>	346	202	40	330	212	<b><u>331</u></b>	<b><u>211</u></b>	332	211
531.deepsjeng_r	40	505	90.7	504	91.0	<b><u>504</u></b>	<b><u>91.0</u></b>	40	<b><u>504</u></b>	<b><u>90.9</u></b>	504	90.9	504	91.0
541.leela_r	40	801	82.7	795	83.3	<b><u>801</u></b>	<b><u>82.7</u></b>	40	800	82.8	790	83.8	<b><u>799</u></b>	<b><u>82.9</u></b>
548.exchange2_r	40	477	220	477	220	<b><u>477</u></b>	<b><u>220</u></b>	40	477	220	<b><u>476</u></b>	<b><u>220</u></b>	476	220
557.xz_r	40	601	71.9	602	71.7	<b><u>602</u></b>	<b><u>71.8</u></b>	40	601	71.9	<b><u>601</u></b>	<b><u>71.9</u></b>	600	72.0

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

SPEC has learned that this result, which used an evaluation compiler, was submitted contrary to the compiler license terms.  
Intel has granted a one-time waiver for this result.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH =  
"/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

AD400TR-28/R/T

(2.20 GHz, Intel Xeon Silver 4210)

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on NODE2 Fri Oct 11 07:51:14 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz

2 "physical id"s (chips)

40 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 10

siblings : 20

physical 0: cores 0 1 2 3 4 8 9 10 11 12

physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 40

On-line CPU(s) list: 0-39

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**AD400TR-28/R/T**  
(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate®2017\_int\_base = 110**

**SPECrate®2017\_int\_peak = 114**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Oct-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019

## Platform Notes (Continued)

```

Thread(s) per core:      2
Core(s) per socket:     10
Socket(s):               2
NUMA node(s):          2
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
Stepping:               7
CPU MHz:                1001.037
CPU max MHz:            3200.0000
CPU min MHz:            1000.0000
BogoMIPS:               4400.00
Virtualization:         VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               14080K
NUMA node0 CPU(s):     0-9,20-29
NUMA node1 CPU(s):     10-19,30-39
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch epb cat_l3 cdp_l3 intel_ppin
intel_pt ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt
xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln
pts pku ospke avx512_vnni md_clear spec_ctrl intel_stibp flush_l1d arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 14080 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 195240 MB
node 0 free: 190441 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
node 1 size: 196608 MB
node 1 free: 191978 MB
node distances:
node  0  1
0:   10  21

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**AD400TR-28/R/T**

(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate®2017\_int\_base = 110**

**SPECrate®2017\_int\_peak = 114**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Platform Notes (Continued)

1: 21 10

From /proc/meminfo

MemTotal: 394858364 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

centos-release: CentOS Linux release 7.7.1908 (Core)  
centos-release-upstream: Derived from Red Hat Enterprise Linux 7.7 (Source)  
os-release:  
NAME="CentOS Linux"  
VERSION="7 (Core)"  
ID="centos"  
ID\_LIKE="rhel fedora"  
VERSION\_ID="7"  
PRETTY\_NAME="CentOS Linux 7 (Core)"  
ANSI\_COLOR="0;31"  
CPE\_NAME="cpe:/o:centos:centos:7"  
redhat-release: CentOS Linux release 7.7.1908 (Core)  
system-release: CentOS Linux release 7.7.1908 (Core)  
system-release-cpe: cpe:/o:centos:centos:7

uname -a:

Linux NODE2 3.10.0-1062.el7.x86\_64 #1 SMP Wed Aug 7 18:08:02 UTC 2019 x86\_64 x86\_64  
x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected  
Microarchitectural Data Sampling: Not affected  
CVE-2017-5754 (Meltdown): Not affected  
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled  
via prctl and seccomp  
CVE-2017-5753 (Spectre variant 1): Mitigation: Load fences, \_\_user pointer  
sanitization  
CVE-2017-5715 (Spectre variant 2): Mitigation: Full retpoline, IBPB

run-level 3 Oct 11 15:48

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/centos-home	xfs	392G	134G	259G	35%	/home

From /sys/devices/virtual/dmi/id

BIOS: American Megatrends Inc. 5.14 05/16/2019

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**AD400TR-28/R/T**  
(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate®2017\_int\_base = 110**

**SPECrate®2017\_int\_peak = 114**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Oct-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019

## Platform Notes (Continued)

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

12x NO DIMM NO DIMM  
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

## Compiler Version Notes

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.243 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.243 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.243 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.243 Build 20190416

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

AD400TR-28/R/T

(2.20 GHz, Intel Xeon Silver 4210)

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

=====  
C++ | 523.xalancbmk\_r(peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base)  
| 531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

=====  
C++ | 523.xalancbmk\_r(peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base)  
| 531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

=====  
Fortran | 548.exchange2\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.243 Build 20190416

(Continued on next page)



# SPEC CPU<sup>®</sup>2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

AD400TR-28/R/T

(2.20 GHz, Intel Xeon Silver 4210)

SPECrate<sup>®</sup>2017\_int\_base = 110

SPECrate<sup>®</sup>2017\_int\_peak = 114

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
ifort: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

-----

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

(Continued on next page)





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**AD400TR-28/R/T**  
(2.20 GHz, Intel Xeon Silver 4210)

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Oct-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64  
-lqkmallocc
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64 -std=c11
```

```
502.gcc_r.icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/ia32_lin
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
523.xalancbmk_r.icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/ia32_lin
```

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

AD400TR-28/R/T

(2.20 GHz, Intel Xeon Silver 4210)

SPECrate®2017\_int\_base = 110

SPECrate®2017\_int\_peak = 114

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Peak Optimization Flags (Continued)

```
500.perlbench_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

```
502.gcc_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

```
525.x264_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

```
520.omnetpp_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```

```
523.xalancbmk_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

531.deepsjeng\_r: Same as 520.omnetpp\_r

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

```
-w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc
```



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**AD400TR-28/R/T**

(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate®2017\_int\_base = 110**

**SPECrate®2017\_int\_peak = 114**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Oct-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-15.html>

<http://www.spec.org/cpu2017/flags/Default-Platform-Flags.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-15.xml>

<http://www.spec.org/cpu2017/flags/Default-Platform-Flags.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2019-10-11 07:51:13-0400.

Report generated on 2020-10-06 19:32:22 by CPU2017 PDF formatter v6255.

Originally published on 2019-11-26.