



# SPEC® CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

CPU2017 License: 9019


Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018



### Hardware

CPU Name: Intel Xeon Gold 6152  
Max MHz.: 3700  
Nominal: 2100  
Enabled: 88 cores, 4 chips, 2 threads/core  
Orderable: 2,4 Chips  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 30.25 MB I+D on chip per chip  
Other: None  
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
Storage: 1 x 1 TB HDD, 7.2K RPM  
Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.120-92.70-default  
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++  
Compiler for Linux;  
Fortran: Version 18.0.0.128 of Intel Fortran  
Compiler for Linux  
Parallel: No  
Firmware: Version 3.1.3e released Jun-2018  
File System: xfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: 32/64-bit  
Other: jemalloc memory allocator V5.0.1



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

| Benchmark       | Base   |            |            |            |            |            |            | Peak   |            |            |            |            |            |            |
|-----------------|--------|------------|------------|------------|------------|------------|------------|--------|------------|------------|------------|------------|------------|------------|
|                 | Copies | Seconds    | Ratio      | Seconds    | Ratio      | Seconds    | Ratio      | Copies | Seconds    | Ratio      | Seconds    | Ratio      | Seconds    | Ratio      |
| 500.perlbench_r | 176    | <b>895</b> | <b>313</b> | 899        | 312        | 894        | 313        | 176    | 723        | 388        | 727        | 385        | <b>727</b> | <b>386</b> |
| 502.gcc_r       | 176    | <b>732</b> | <b>340</b> | 737        | 338        | 730        | 341        | 176    | 598        | 417        | <b>602</b> | <b>414</b> | 604        | 413        |
| 505.mcf_r       | 176    | <b>577</b> | <b>493</b> | 572        | 497        | 587        | 485        | 176    | 587        | 485        | 593        | 480        | <b>591</b> | <b>481</b> |
| 520.omnetpp_r   | 176    | <b>885</b> | <b>261</b> | 886        | 261        | 883        | 261        | 176    | 913        | 253        | 947        | 244        | <b>937</b> | <b>246</b> |
| 523.xalancbmk_r | 176    | 490        | 379        | <b>490</b> | <b>380</b> | 489        | 380        | 176    | 398        | 467        | <b>399</b> | <b>466</b> | 400        | 464        |
| 525.x264_r      | 176    | 364        | 846        | 365        | 844        | <b>364</b> | <b>846</b> | 176    | 348        | 885        | 347        | 889        | <b>347</b> | <b>889</b> |
| 531.deepsjeng_r | 176    | 549        | 368        | <b>548</b> | <b>368</b> | 546        | 369        | 176    | <b>562</b> | <b>359</b> | 563        | 359        | 561        | 360        |
| 541.leela_r     | 176    | 841        | 347        | 845        | 345        | <b>843</b> | <b>346</b> | 176    | <b>826</b> | <b>353</b> | 826        | 353        | 827        | 352        |
| 548.exchange2_r | 176    | 567        | 814        | 569        | 810        | <b>567</b> | <b>813</b> | 176    | 566        | 814        | 568        | 812        | <b>567</b> | <b>813</b> |
| 557.xz_r        | 176    | 617        | 308        | 614        | 310        | <b>615</b> | <b>309</b> | 176    | 674        | 282        | <b>671</b> | <b>283</b> | 670        | 284        |

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Date:** Nov-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## General Notes (Continued)

is mitigated in the system as tested and documented.

jemalloc: configured and built at default for  
32bit (i686) and 64bit (x86\_64) targets;  
jemalloc: built with the RedHat Enterprise 7.4,  
and the system compiler gcc 4.8.5;  
jemalloc: sources available from jemalloc.net or  
<https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

**BIOS Settings:**

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-9r4j Fri Nov 16 17:50:48 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz  
4 "physical id"s (chips)

176 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following  
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 22

siblings : 44

physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 176

On-line CPU(s) list: 0-175

Thread(s) per core: 2

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

SPECrate2017\_int\_base = 412

SPECrate2017\_int\_peak = 432

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

Core(s) per socket: 22  
Socket(s): 4  
NUMA node(s): 8  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz  
Stepping: 4  
CPU MHz: 1000.055  
CPU max MHz: 3700.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 4195.47  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 30976K  
NUMA node0 CPU(s): 0-2,6-8,11-13,17,18,88-90,94-96,99-101,105,106  
NUMA node1 CPU(s): 3-5,9,10,14-16,19-21,91-93,97,98,102-104,107-109  
NUMA node2 CPU(s): 22-24,28-30,33-35,39,40,110-112,116-118,121-123,127,128  
NUMA node3 CPU(s): 25-27,31,32,36-38,41-43,113-115,119,120,124-126,129-131  
NUMA node4 CPU(s): 44-46,50-52,55-57,61,62,132-134,138-140,143-145,149,150  
NUMA node5 CPU(s): 47-49,53,54,58-60,63-65,135-137,141,142,146-148,151-153  
NUMA node6 CPU(s): 66-68,72-74,77-79,83,84,154-156,160-162,165-167,171,172  
NUMA node7 CPU(s): 69-71,75,76,80-82,85-87,157-159,163,164,168-170,173-175  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt rsb\_ctxsw spec\_ctrl stibp retpoline kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 30976 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)  
node 0 cpus: 0 1 2 6 7 8 11 12 13 17 18 88 89 90 94 95 96 99 100 101 105 106  
node 0 size: 192094 MB  
node 0 free: 188127 MB  
node 1 cpus: 3 4 5 9 10 14 15 16 19 20 21 91 92 93 97 98 102 103 104 107 108 109  
node 1 size: 193528 MB

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Date:** Nov-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Platform Notes (Continued)

```
node 1 free: 189637 MB
node 2 cpus: 22 23 24 28 29 30 33 34 35 39 40 110 111 112 116 117 118 121 122 123 127
128
node 2 size: 193528 MB
node 2 free: 189586 MB
node 3 cpus: 25 26 27 31 32 36 37 38 41 42 43 113 114 115 119 120 124 125 126 129 130
131
node 3 size: 193528 MB
node 3 free: 189556 MB
node 4 cpus: 44 45 46 50 51 52 55 56 57 61 62 132 133 134 138 139 140 143 144 145 149
150
node 4 size: 193528 MB
node 4 free: 189686 MB
node 5 cpus: 47 48 49 53 54 58 59 60 63 64 65 135 136 137 141 142 146 147 148 151 152
153
node 5 size: 193528 MB
node 5 free: 189667 MB
node 6 cpus: 66 67 68 72 73 74 77 78 79 83 84 154 155 156 160 161 162 165 166 167 171
172
node 6 size: 193528 MB
node 6 free: 189684 MB
node 7 cpus: 69 70 71 75 76 80 81 82 85 86 87 157 158 159 163 164 168 169 170 173 174
175
node 7 size: 193525 MB
node 7 free: 189681 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  21  21  21  21
  1: 11  10  21  21  21  21  21  21
  2: 21  21  10  11  21  21  21  21
  3: 21  21  11  10  21  21  21  21
  4: 21  21  21  21  10  11  21  21
  5: 21  21  21  21  11  10  21  21
  6: 21  21  21  21  21  21  10  11
  7: 21  21  21  21  21  21  11  10
```

From /proc/meminfo

MemTotal: 1583914404 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86\_64)

VERSION = 12

PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Date:** Nov-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Platform Notes (Continued)

```
# Please check /etc/os-release for details about this release.  
os-release:  
  NAME="SLES"  
  VERSION="12-SP2"  
  VERSION_ID="12.2"  
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"  
  ID="sles"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:12:sp2"  
  
uname -a:  
  Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)  
  x86_64 x86_64 x86_64 GNU/Linux  
  
run-level 3 Nov 15 18:44  
  
SPEC is set to: /home/cpu2017  
  Filesystem      Type  Size  Used Avail Use% Mounted on  
  /dev/sda1        xfs   930G  244G  687G  27% /  
  
Additional information from dmidecode follows.  WARNING: Use caution when you interpret  
this section. The 'dmidecode' program reads system data which is "intended to allow  
hardware to be accurately determined", but the intent may not be met, as there are  
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.  
  BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018  
  Memory:  
    48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666  
  
(End of data from sysinfo program)
```

## Compiler Version Notes

```
=====  
  CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)  
  525.x264_r(base, peak) 557.xz_r(base, peak)  
-----  
 icc (ICC) 18.0.0 20170811  
  Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----  
  CC 500.perlbench_r(peak) 502.gcc_r(peak)  
-----  
  icc (ICC) 18.0.0 20170811  
  Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
```

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Date:** Nov-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Compiler Version Notes (Continued)

```
=====
CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
      541.leela_r(base)
=====
```

```
-----  
icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====
CXXC 520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
      541.leela_r(peak)
=====
```

```
-----  
icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====
FC 548.exchange2_r(base, peak)
=====
```

```
-----  
ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Base Portability Flags (Continued)

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64 -std=c11

502.gcc\_r: icc -m32 -std=c11 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

C++ benchmarks (except as noted below):

icpc -m64

523.xalancbmk\_r: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2018/linux/lib/ia32

Fortran benchmarks:

ifort -m64

## Peak Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -D\_FILE\_OFFSET\_BITS=64

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Portability Flags (Continued)

```
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

```
520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

531.deepsjeng\_r: Same as 520.omnetpp\_r

(Continued on next page)



# SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6152  
2.10 GHz)

**SPECrate2017\_int\_base = 412**

**SPECrate2017\_int\_peak = 432**

**CPU2017 License:** 9019

**Test Date:** Nov-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Peak Optimization Flags (Continued)

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.2 on 2018-11-16 17:50:47-0500.

Report generated on 2018-12-11 15:01:04 by CPU2017 PDF formatter v6067.

Originally published on 2018-12-11.