



SPEC® CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



Hardware

CPU Name: Intel Xeon Platinum 8164
 Max MHz.: 3700
 Nominal: 2000
 Enabled: 52 cores, 2 chips
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 35.75 MB I+D on chip per chip
 Other: None
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 400 GB SAS SSD
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.120-92.70-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
 Parallel: Yes
 Firmware: Version 4.0.1 released Oct-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	52	121	488	122	484	121	488	52	121	486	121	487	122	482
607.cactuBSSN_s	52	98.9	169	99.0	168	100	166	52	98.3	170	97.4	171	98.3	170
619.lbm_s	52	121	43.4	121	43.3	121	43.4	52	121	43.4	121	43.3	121	43.3
621.wrf_s	52	169	78.1	169	78.1	169	78.0	52	156	84.7	156	84.7	157	84.3
627.cam4_s	52	89.6	99.0	89.6	98.9	89.3	99.2	52	89.4	99.1	89.3	99.2	89.4	99.2
628.pop2_s	52	225	52.7	226	52.4	225	52.9	52	220	53.9	221	53.7	220	53.9
638.imagick_s	52	109	132	108	133	109	133	52	108	134	109	132	109	132
644.nab_s	52	74.9	233	74.7	234	74.7	234	52	74.7	234	74.7	234	74.8	234
649.fotonik3d_s	52	111	82.2	110	82.6	110	83.0	52	111	82.5	112	81.4	111	82.5
654.roms_s	52	117	135	118	134	119	133	52	113	139	114	139	115	137

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation

Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

Power Performance Tuning set to OS Controls
 SNC set to Disabled
 Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-klde Wed Oct 31 04:58:41 2018

SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name      : Intel(R) Xeon(R) Platinum 8164 CPU @ 2.00GHz
 2 "physical id"s (chips)
 52 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores    : 26
  siblings     : 26
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
```

```
From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 52
On-line CPU(s) list:   0-51
Thread(s) per core:    1
Core(s) per socket:    26
Socket(s):              2
NUMA node(s):          2
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Platinum 8164 CPU @ 2.00GHz
Stepping:               4
CPU MHz:                1000.098
CPU max MHz:           3700.0000
CPU min MHz:           1000.0000
BogoMIPS:               3990.62
Virtualization:         VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
```

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```

L3 cache:                36608K
NUMA node0 CPU(s):       0-25
NUMA node1 CPU(s):       26-51
Flags:                    fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vmmi flexpriority ept vpid fsgsbase tsc_adjust bml hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 36608 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
node 0 size: 385627 MB
node 0 free: 381872 MB
node 1 cpus: 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
51
node 1 size: 387054 MB
node 1 free: 382811 MB
node distances:
node   0   1
  0:  10  21
  1:  21  10

```

```

From /proc/meminfo
MemTotal:       791226412 kB
HugePages_Total:       0
Hugepagesize:     2048 kB

```

```

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"

```

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-klde 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Oct 29 15:39
```

```
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda3        xfs   212G  39G  174G  19% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018
Memory:
24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====  
CC 619.lbm_s(base) 638.imagick_s(base, peak) 644.nab_s(base, peak)  
-----
```

```
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
CC 619.lbm_s(peak)  
-----
```

```
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
FC 607.cactuBSSN_s(base)  
-----
```

```
icpc (ICC) 18.0.0 20170811
```

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Compiler Version Notes (Continued)

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 icc (ICC) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
 FC 607.cactuBSSN_s(peak)
 =====

icpc (ICC) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 icc (ICC) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
 FC 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
 =====

ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
 FC 603.bwaves_s(peak) 649.fotonik3d_s(peak) 654.roms_s(peak)
 =====

ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
 CC 621.wrf_s(base) 627.cam4_s(base, peak) 628.pop2_s(base)
 =====

ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 icc (ICC) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
 CC 621.wrf_s(peak) 628.pop2_s(peak)
 =====

ifort (IFORT) 18.0.0 20170811
 Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
 icc (ICC) 18.0.0 20170811

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Compiler Version Notes (Continued)

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
```

```
607.cactuBSSN_s: -DSPEC_LP64
```

```
619.lbm_s: -DSPEC_LP64
```

```
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
```

```
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
-assume byterecl
```

```
638.imagick_s: -DSPEC_LP64
```

```
644.nab_s: -DSPEC_LP64
```

```
649.fotonik3d_s: -DSPEC_LP64
```

```
654.roms_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
```

```
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
```

```
-nostandard-realloc-lhs -align array32byte
```

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
619.lbm_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX2
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP
```

(Continued on next page)



SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECspeed2017_fp_base = 117

SPECspeed2017_fp_peak = 119

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Peak Optimization Flags (Continued)

638.imagick_s: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP

644.nab_s: Same as 638.imagick_s

Fortran benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX2 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX2
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4_s: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX2 -qopt-prefetch
-ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs
-align array32byte

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-10-30 19:28:41-0400.

Report generated on 2018-11-27 13:37:46 by CPU2017 PDF formatter v6067.

Originally published on 2018-11-27.