



# SPEC® CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp<sub>®</sub>\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Jun-2017



### Hardware

CPU Name: Intel Xeon Gold 6152  
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz  
CPU MHz: 2100  
FPU: Integrated  
CPU(s) enabled: 44 cores, 2 chips, 22 cores/chip, 2 threads/core  
CPU(s) orderable: 1,2 chips  
Primary Cache: 32 KB I + 32 KB D on chip per core  
Secondary Cache: 1 MB I+D on chip per core

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.21-69-default  
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;  
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux  
Auto Parallel: Yes  
File System: xfs  
System State: Run level 3 (multi-user)

*Continued on next page*

*Continued on next page*



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

L3 Cache: 30.25 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM  
 Other Hardware: None

Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	88	<b>1059</b>	<b>1130</b>	1059	1130	1059	1130	88	<b>1058</b>	<b>1130</b>	1059	1130	1058	1130
416.gamess	88	<b>1005</b>	<b>1710</b>	1006	1710	1003	1720	88	<b>971</b>	<b>1780</b>	973	1770	<b>973</b>	<b>1770</b>
433.milc	88	<b>742</b>	<b>1090</b>	742	1090	742	1090	88	<b>742</b>	<b>1090</b>	742	1090	742	1090
434.zeusmp	88	<b>440</b>	<b>1820</b>	443	1810	439	1820	88	<b>440</b>	<b>1820</b>	443	1810	439	1820
435.gromacs	88	300	2090	298	2110	<b>299</b>	<b>2100</b>	88	297	2120	296	2120	<b>297</b>	<b>2120</b>
436.cactusADM	88	516	2040	516	2040	<b>516</b>	<b>2040</b>	88	516	2040	516	2040	<b>516</b>	<b>2040</b>
437.leslie3d	88	<b>1028</b>	<b>805</b>	1027	806	1028	804	88	1027	805	1025	807	<b>1027</b>	<b>806</b>
444.namd	88	505	1400	495	1430	<b>502</b>	<b>1410</b>	88	490	1440	489	1440	<b>489</b>	<b>1440</b>
447.dealII	88	<b>379</b>	<b>2660</b>	380	2650	377	2670	88	<b>379</b>	<b>2660</b>	380	2650	377	2670
450.soplex	88	879	835	<b>878</b>	<b>836</b>	876	838	88	831	883	<b>832</b>	<b>882</b>	833	881
453.povray	88	<b>196</b>	<b>2390</b>	196	2390	196	2390	88	<b>167</b>	<b>2800</b>	167	2800	167	2800
454.calculix	88	277	2620	275	2640	<b>276</b>	<b>2630</b>	88	277	2620	275	2640	<b>276</b>	<b>2630</b>
459.GemsFDTD	88	1239	754	1237	755	<b>1238</b>	<b>754</b>	88	1238	754	<b>1238</b>	<b>754</b>	1239	754
465.tonto	88	510	1700	<b>520</b>	<b>1660</b>	521	1660	88	492	1760	<b>495</b>	<b>1750</b>	497	1740
470.lbm	88	<b>798</b>	<b>1520</b>	797	1520	798	1520	88	<b>798</b>	<b>1520</b>	797	1520	798	1520
481.wrf	88	735	1340	738	1330	<b>737</b>	<b>1330</b>	88	735	1340	738	1330	<b>737</b>	<b>1330</b>
482.sphinx3	88	1150	1490	1149	1490	<b>1150</b>	<b>1490</b>	88	1150	1490	1149	1490	<b>1150</b>	<b>1490</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
 Intel HyperThreading Technology set to Enabled  
 CPU performance set to Enterprise

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

## Platform Notes (Continued)

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-ox2h Tue Dec 19 06:48:08 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz
        2 "physical id"s (chips)
        88 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 22
siblings   : 44
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
            28
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
            28
cache size : 30976 KB
```

```
From /proc/meminfo
MemTotal:      394653104 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
        SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

## Platform Notes (Continued)

```
uname -a:  
Linux linux-ox2h 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Dec 18 20:36
```

```
SPEC is set to: /home/cpu2006-1.2  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sdb5        xfs   317G   98G  220G  31% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C220M5.3.1.1d.0.0615170645 06/15/2017  
Memory:
```

```
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz
```

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run  
runspec command invoked through numactl i.e.:
```

```
numactl --interleave=all runspec <etc>
```

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

## General Notes (Continued)

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

## Base Compiler Invocation

C benchmarks:

  icc -m64

C++ benchmarks:

  icpc -m64

Fortran benchmarks:

  ifort -m64

Benchmarks using both Fortran and C:

  icc -m64 ifort -m64

## Base Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
416.gamess: -DSPEC\_CPU\_LP64  
  433.milc: -DSPEC\_CPU\_LP64  
434.zeusmp: -DSPEC\_CPU\_LP64  
435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
437.leslie3d: -DSPEC\_CPU\_LP64  
  444.namd: -DSPEC\_CPU\_LP64  
  447.dealII: -DSPEC\_CPU\_LP64  
450.soplex: -DSPEC\_CPU\_LP64  
453.povray: -DSPEC\_CPU\_LP64  
454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
459.GemsFDTD: -DSPEC\_CPU\_LP64  
  465.tonto: -DSPEC\_CPU\_LP64  
  470.lbm: -DSPEC\_CPU\_LP64  
  481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX  
482.sphinx3: -DSPEC\_CPU\_LP64

## Base Optimization Flags

C benchmarks:

  -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
  -qopt-mem-layout-trans=3

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Jun-2017

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-qopt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

450.soplex: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
icc -m64 ifort -m64
```

## Peak Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64  
416.gamess: -DSPEC_CPU_LP64  
    433.milc: -DSPEC_CPU_LP64  
    434.zeusmp: -DSPEC_CPU_LP64  
435.gromacs: -DSPEC_CPU_LP64 -nofor_main  
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main  
    437.leslie3d: -DSPEC_CPU_LP64  
        444.namd: -DSPEC_CPU_LP64  
        447.dealII: -DSPEC_CPU_LP64  
450.soplex: -D_FILE_OFFSET_BITS=64  
453.povray: -DSPEC_CPU_LP64  
454.calculix: -DSPEC_CPU_LP64 -nofor_main  
459.GemsFDTD: -DSPEC_CPU_LP64  
    465.tonto: -DSPEC_CPU_LP64  
    470.lbm: -DSPEC_CPU_LP64  
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

## Peak Portability Flags (Continued)

482.sphinx3: -DSPEC\_CPU\_LP64

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -fno-alias -auto-ilp32  
-qopt-mem-layout-trans=3

447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-malloc-options=3  
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
-qopt-malloc-options=3

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 1530**

**SPECfp\_rate\_base2006 = 1500**

**CPU2006 license:** 9019

**Test date:** Dec-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Jun-2017

## Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

```
435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
              -par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
              -qopt-mem-layout-trans=3
```

```
436.cactusADM: basepeak = yes
```

```
454.calculix: basepeak = yes
```

```
481.wrf: basepeak = yes
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Mon Feb 26 10:21:42 2018 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 23 February 2018.