



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 238

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

SPECint_rate_base2006 = 230

CPU2006 license: 9019


Test date: Jul-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013



SPECint_rate_base2006 = 230

SPECint_rate2006 = 238

Hardware

CPU Name:	Intel Xeon E5-2407 v2
CPU Characteristics:	
CPU MHz:	2400
FPU:	Integrated
CPU(s) enabled:	8 cores, 2 chips, 4 cores/chip
CPU(s) orderable:	1,2 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	10 MB I+D on chip per chip
Other Cache:	None
Memory:	96 GB (12 x 8 GB 2Rx4 PC3L-12800R-11, ECC, running at 1333 MHz and CL9)
Disk Subsystem:	1 X 146 GB 15000 RPM SAS
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.5 (Santiago) 2.6.32-431.el6.x86_64
Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

SPECint_rate2006 = 238

SPECint_rate_base2006 = 230

CPU2006 license: 9019

Test date: Jul-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	8	472	166	472	166	472	165	8	380	205	380	206	380	206
401.bzip2	8	667	116	666	116	667	116	8	650	119	649	119	649	119
403.gcc	8	351	183	352	183	352	183	8	353	182	355	182	354	182
429.mcf	8	192	381	191	381	191	382	8	192	381	191	381	191	382
445.gobmk	8	580	145	578	145	579	145	8	571	147	572	147	571	147
456.hammer	8	244	305	244	306	244	306	8	228	327	229	325	227	329
458.sjeng	8	613	158	614	158	613	158	8	595	163	595	163	595	163
462.libquantum	8	105	1570	106	1570	105	1570	8	105	1570	106	1570	105	1570
464.h264ref	8	566	313	566	313	567	312	8	552	321	553	320	553	320
471.omnetpp	8	381	131	384	130	383	131	8	375	133	375	133	377	133
473.astar	8	421	133	421	134	419	134	8	421	133	421	134	419	134
483.xalancbmk	8	200	275	201	275	202	273	8	200	275	201	275	202	273

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

CPU performance set to HPC

Power Technology set to Custom

CPU Power State C6 set to Disabled

CPU Power State C1 Enhanced set to Disabled

Memory RAS configuration set to Maximum Performance

DRAM Clock Throttling Set to Performance

Sysinfo program /opt/cpu2006-1.4/config/sysinfo.rev6818

\$Rev: 6818 \$ \$Date::: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191

running on B22M3 Thu Jul 3 23:26:18 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2407 v2 @ 2.40GHz

2 "physical id"s (chips)

8 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

SPECint_rate2006 = 238

SPECint_rate_base2006 = 230

CPU2006 license: 9019

Test date: Jul-2014

Test sponsor: Cisco Systems

Hardware Availability: Jun-2014

Tested by: Cisco Systems

Software Availability: Sep-2013

Platform Notes (Continued)

```
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 4
siblings   : 4
physical 0: cores 0 1 2 3
physical 1: cores 0 1 2 3
cache size : 10240 KB
From /proc/meminfo
MemTotal:      99008224 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.5 (Santiago)
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
uname -a:
Linux B22M3 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013 x86_64
x86_64 x86_64 GNU/Linux
run-level 3 Jul 3 15:04
SPEC is set to: /opt/cpu2006-1.4
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sda1        ext4  134G  51G  77G  40% /
Additional information from dmidecode:
BIOS Cisco Systems, Inc. B22M3.2.2.1.8.042120141915 04/21/2014
Memory:
 12x 0xCE00 M393B1K70DH0-YK0 8 GB 1333 MHz 2 rank
(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.4/libs/32:/opt/cpu2006-1.4/libs/64:/opt/cpu2006-1.4/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB

memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enable

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

Submitted_by: "Sheshgiri I (shei)" <shei@cisco.com>

Submitted: Wed Sep 17 01:52:38 EDT 2014

Submission: cpu2006-20140903-31187.sub



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 238

SPECint_rate_base2006 = 230

Test date: Jul-2014

Hardware Availability: Jun-2014

Software Availability: Sep-2013

Base Compiler Invocation

C benchmarks:

`icc -m32`

C++ benchmarks:

`icpc -m32`

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/sh -lsmartheap`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m32`

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 238

SPECint_rate_base2006 = 230

Test date: Jul-2014

Hardware Availability: Jun-2014

Software Availability: Sep-2013

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll14 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B22 M3 (Intel Xeon E5-2407 v2, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 238

SPECint_rate_base2006 = 230

Test date: Jul-2014

Hardware Availability: Jun-2014

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Sep 24 16:18:24 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 24 September 2014.