



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint®2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2013

Hardware Availability: Dec-2013

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-2620 v2
CPU Characteristics: Intel Turbo Boost Technology up to 2.60 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip
CPU(s) orderable: 1,2 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 15 MB I+D on chip per chip
Other Cache: None
Memory: 128 GB (16 x 8 GB 2Rx4 PC3-14900R-13, ECC, running at 1600 MHz and CL7)
Disk Subsystem: 1 X 300 GB 15000 RPM SAS
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)
 2.6.32-358.el6.x86_64
Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel: Yes
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2013
Hardware Availability: Dec-2013
Software Availability: Sep-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	437	22.4	<u>438</u>	<u>22.3</u>	438	22.3	351	27.8	350	27.9	<u>351</u>	<u>27.8</u>
401.bzip2	580	16.7	<u>579</u>	<u>16.7</u>	578	16.7	573	16.8	<u>573</u>	<u>16.8</u>	573	16.8
403.gcc	334	24.1	333	24.2	<u>334</u>	<u>24.1</u>	<u>328</u>	<u>24.5</u>	328	24.5	328	24.6
429.mcf	<u>181</u>	<u>50.3</u>	181	50.4	184	49.6	<u>181</u>	<u>50.3</u>	181	50.4	184	49.6
445.gobmk	569	18.4	<u>569</u>	<u>18.4</u>	569	18.4	557	18.8	558	18.8	<u>557</u>	<u>18.8</u>
456.hammer	<u>222</u>	<u>42.0</u>	223	41.9	222	42.0	222	42.0	225	41.5	<u>223</u>	<u>41.9</u>
458.sjeng	588	20.6	<u>588</u>	<u>20.6</u>	588	20.6	578	20.9	<u>578</u>	<u>20.9</u>	578	20.9
462.libquantum	10.1	2060	<u>10.1</u>	<u>2060</u>	10.0	2070	10.1	2060	<u>10.1</u>	<u>2060</u>	10.0	2070
464.h264ref	598	37.0	<u>599</u>	<u>37.0</u>	600	36.9	<u>546</u>	<u>40.5</u>	546	40.5	547	40.4
471.omnetpp	<u>319</u>	<u>19.6</u>	320	19.5	317	19.7	249	25.1	<u>233</u>	<u>26.8</u>	232	26.9
473.astar	312	22.5	315	22.3	<u>313</u>	<u>22.5</u>	312	22.5	315	22.3	<u>313</u>	<u>22.5</u>
483.xalancbmk	170	40.6	170	40.7	<u>170</u>	<u>40.6</u>	171	40.3	171	40.3	<u>171</u>	<u>40.3</u>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

```

Intel HT Technology = Disabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
running on SL1-IVB Tue Dec 24 05:46:06 2013

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz
2 "physical id"s (chips)
12 "processors"

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2013

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 6
siblings  : 6
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB
```

```
From /proc/meminfo
MemTotal:      132126884 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
```

```
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.4 (Santiago)
```

```
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

```
uname -a:
Linux SL1-IVB 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Dec 23 22:43
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdb1       ext4      275G  270G   0 100% /
```

```
Additional information from dmidecode:
BIOS Cisco Systems, Inc. C220M3.1.5.2.27.071120132232 07/11/2013
Memory:
16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
OMP_NUM_THREADS = "12"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2013
Hardware Availability: Dec-2013
Software Availability: Sep-2013

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2013

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Compiler Invocation (Continued)

400.perlbench: `icc -m32`

445.gobmk: `icc -m32`

464.h264ref: `icc -m32`

C++ benchmarks (except as noted below):

`icpc -m32`

473.astar: `icpc -m64`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

401.bzip2: `-DSPEC_CPU_LP64`

403.gcc: `-DSPEC_CPU_LP64`

429.mcf: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

473.astar: `-DSPEC_CPU_LP64`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -ansi-alias`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32 -opt-prefetch -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc -opt-malloc-options=3 -auto-ilp32`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32 -ansi-alias`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2620 v2, 2.10 GHz)

SPECint2006 = 40.5

SPECint_base2006 = 38.2

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2013

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 20:56:09 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 28 January 2014.