



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

HITACHI

SPECint®2006 = 41.9

BladeSymphony 2000 (Intel Xeon X5680)

SPECint_base2006 = 39.0

CPU2006 license: 872


Test sponsor: HITACHI

Tested by: HITACHI

Test date: Dec-2010

Hardware Availability: Jun-2010

Software Availability: Dec-2009



Hardware

CPU Name: Intel Xeon X5680
 CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
 CPU MHz: 3333
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip
 CPU(s) orderable: 1, 2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (6 x 8 GB 2Rx4 PC3-10600R-9, ECC)
 Disk Subsystem: 2 x 146 GB 10000 rpm SAS RAID1 configuration
 Other Hardware: None

Software

Operating System: SuSE Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-default
 Compiler: Intel C++ Compiler 11.1 for Linux Build 20091130 Package ID: l_cproc_p_11.1.064
 Auto Parallel: Yes
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V8.1



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

HITACHI

SPECint2006 = **41.9**

BladeSymphony 2000 (Intel Xeon X5680)

SPECint_base2006 = **39.0**

CPU2006 license: 872

Test sponsor: HITACHI

Tested by: HITACHI

Test date: Dec-2010

Hardware Availability: Jun-2010

Software Availability: Dec-2009

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	340	28.7	340	28.8	341	28.7	300	32.5	300	32.6	300	32.6
401.bzip2	460	21.0	470	20.5	459	21.0	469	20.6	460	21.0	461	20.9
403.gcc	299	27.0	299	26.9	300	26.8	282	28.5	284	28.3	283	28.4
429.mcf	204	44.8	207	44.0	207	44.1	178	51.2	175	52.0	184	49.6
445.gobmk	404	25.9	405	25.9	405	25.9	378	27.7	368	28.5	368	28.5
456.hmmer	182	51.1	183	51.1	183	51.1	182	51.1	183	51.1	183	51.1
458.sjeng	440	27.5	441	27.4	441	27.5	422	28.7	423	28.6	423	28.6
462.libquantum	31.4	659	31.2	664	31.0	668	31.4	659	31.2	664	31.0	668
464.h264ref	551	40.1	551	40.2	551	40.1	508	43.5	508	43.5	509	43.5
471.omnetpp	283	22.1	279	22.4	283	22.1	220	28.4	220	28.4	220	28.4
473.astar	320	22.0	320	21.9	321	21.9	307	22.9	307	22.9	307	22.8
483.xalancbmk	184	37.5	185	37.3	185	37.2	184	37.5	185	37.3	185	37.2

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter

Platform Notes

BIOS Settings:
Intel HT Technology = Disabled
Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

HITACHI

SPECint2006 = 41.9

BladeSymphony 2000 (Intel Xeon X5680)

SPECint_base2006 = 39.0

CPU2006 license: 872

Test sponsor: HITACHI

Tested by: HITACHI

Test date: Dec-2010

Hardware Availability: Jun-2010

Software Availability: Dec-2009

Base Portability Flags (Continued)

```

403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

```

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/bsc/smartheap/lib -lsmartheap64
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
400.perlbench: icc -m32
```

```
429.mcf: icc -m32
```

```
445.gobmk: icc -m32
```

```
464.h264ref: icc -m32
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
471.omnetpp: icpc -m32
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

HITACHI

SPECint2006 = 41.9

BladeSymphony 2000 (Intel Xeon X5680)

SPECint_base2006 = 39.0

CPU2006 license: 872

Test sponsor: HITACHI

Tested by: HITACHI

Test date: Dec-2010

Hardware Availability: Jun-2010

Software Availability: Dec-2009

Peak Portability Flags

```

400.perlbench: -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

```

Peak Optimization Flags

C benchmarks:

```

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
               -prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
            -O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
            -auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
          -opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
            -ipo -no-prec-div -ansi-alias

456.hmmer: basepeak = yes

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
            -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
            -prof-use(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
              -prof-use(pass 2) -unroll2 -ansi-alias

```

C++ benchmarks:

```

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
              -L/home/bsc/smartheap/lib -lsmartheap

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

HITACHI

SPECint2006 = 41.9

BladeSymphony 2000 (Intel Xeon X5680)

SPECint_base2006 = 39.0

CPU2006 license: 872

Test sponsor: HITACHI

Tested by: HITACHI

Test date: Dec-2010

Hardware Availability: Jun-2010

Software Availability: Dec-2009

Peak Optimization Flags (Continued)

```
473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
           -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
           -ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
           -L/home/bsc/smartheap/lib -lsmartheap64
```

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100929.03.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100929.03.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 16:30:40 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 7 January 2011.