



CINT2000 Result

Copyright ©1999-2004, Standard Performance Evaluation Corporation

Hewlett-Packard Company
AlphaServer ES47 7/1000

SPECint_rate2000 = 8.83
SPECint_rate_base2000 = 8.00

SPEC license #: 2 | Tested by: HP | Test date: Dec-2002 | Hardware Avail: Jan-2003 | Software Avail: Jan-2003

| Benchmark | Base Copies | Base Runtime | Base Ratio | Copies | Runtime | Ratio |
|-------------|-------------|--------------|------------|--------|---------|-------|
| 164.gzip | 1 | 276 | 5.89 | 1 | 272 | 5.97 |
| 175.vpr | 1 | 196 | 8.28 | 1 | 191 | 8.51 |
| 176.gcc | 1 | 147 | 8.65 | 1 | 132 | 9.67 |
| 181.mcf | 1 | 291 | 7.18 | 1 | 182 | 11.5 |
| 186.crafty | 1 | 117 | 9.93 | 1 | 117 | 9.93 |
| 197.parser | 1 | 404 | 5.17 | 1 | 318 | 6.57 |
| 252.eon | 1 | 156 | 9.64 | 1 | 158 | 9.53 |
| 253.perlbnk | 1 | 273 | 7.66 | 1 | 256 | 8.16 |
| 254.gap | 1 | 199 | 6.42 | 1 | 177 | 7.21 |
| 255.vortex | 1 | 201 | 11.0 | 1 | 183 | 12.1 |
| 256.bzip2 | 1 | 210 | 8.29 | 1 | 199 | 8.76 |
| 300.twolf | 1 | 341 | 10.2 | 1 | 336 | 10.3 |

Hardware

CPU: Alpha 21364
 CPU MHz: 1000
 FPU: Integrated
 CPU(s) enabled: 1 core, 1 chip, 1 core/chip
 CPU(s) orderable: 2 to 4
 Parallel: No
 Primary Cache: 64KB(I)+64KB(D) on chip
 Secondary Cache: 1.75MB on chip per CPU
 L3 Cache: None
 Other Cache: None
 Memory: 4GB
 Disk Subsystem:
 Other Hardware: None

Software

Operating System: Tru64 UNIX V5.1B (Rev. 2650)
 +IPK
 Compiler: Compaq C V6.5-011-48C5K
 Program Analysis Tools V2.0
 Spike V5.2 (506A)
 Compaq C++ V6.5-028
 File System: ufs
 System State: Multi-user

Notes/Tuning Information

Baseline C : cc -arch ev7 -fast +CFB ONESTEP
 C++: cxx -arch ev7 -O2 ONESTEP

Peak:

The following use: -g3 -arch ev7 ONESTEP
 175.vpr 181.mcf 197.parser 253.perlbnk
 The following use: -g3 -arch ev6 ONESTEP
 164.gzip 176.gcc 254.gap 255.vortex 256.bzip2 300.twolf
 Individual benchmark tuning:
 164.gzip: -fast -O4 -non_shared +CFB
 175.vpr: -fast -O4 -assume_restricted_pointers +CFB
 176.gcc: -fast -O4 -xtaso_short -all -ldensemalloc -none
 +CFB +IFB
 181.mcf: -fast -xtaso_short +CFB +IFB +PFB
 186.crafty: same as base
 197.parser: -fast -O4 -xtaso_short -non_shared +CFB
 252.eon: -arch ev7 -O2 -all -ldensemalloc -none
 253.perlbnk: -fast -non_shared +CFB +IFB
 254.gap: -fast -O4 -non_shared +CFB +IFB +PFB
 255.vortex: -fast -non_shared +CFB +IFB



CINT2000 Result

Copyright ©1999-2004, Standard Performance Evaluation Corporation

Hewlett-Packard Company
AlphaServer ES47 7/1000

SPECint_rate2000 = 8.83
SPECint_rate_base2000 = 8.00

SPEC license #: 2 | Tested by: HP | Test date: Dec-2002 | Hardware Avail: Jan-2003 | Software Avail: Jan-2003

Notes/Tuning Information (Continued)

```
256.bzip2: -fast -O4 -non_shared +CFB
300.twolf: -fast -O4
           -ldensemalloc -non_shared +CFB +IFB
```

Most benchmarks are built using one or more types of profile-driven feedback. The types used are designated by abbreviations in the notes:

+CFB: Code generation is optimized by the compiler, using feedback from a training run. These commands are done before the first compile (in phase "fdo_pre0"):

```
mkdir /tmp/pp
rm -f /tmp/pp/${baseexe}*
```

and these flags are added to the first and second compiles:

```
PASS1_CFLAGS = -prof_gen_noopt -prof_dir /tmp/pp
PASS2_CFLAGS = -prof_use -prof_dir /tmp/pp
```

(Peak builds use /tmp/pp above; base builds use /tmp/pb.)

+IFB: Icache usage is improved by the post-link-time optimizer Spike, using feedback from a training run. These commands are used (in phase "fdo_postN"):

```
mv ${baseexe} oldexe
spike oldexe -feedback oldexe -o ${baseexe}
```

+PFB: Prefetches are improved by the post-link-time optimizer Spike, using feedback from a training run. These commands are used (in phase "fdo_post_makeN"):

```
rm -f *Counts*
mv ${baseexe} oldexe
pixie -stats dstride oldexe 1>pixie.out 2>pixie.err
mv oldexe.pixie ${baseexe}
```

A training run is carried out (in phase "fdo_runN"), and then this command (in phase "fdo_postN"):

```
spike oldexe -fb oldexe -stride_prefetch -o ${baseexe}
```

When Spike is used for both Icache and Prefetch improvements, only one spike command is actually issued, with the Icache options followed by the Prefetch options.

```
Portability: gcc: -Dalloca=__builtin_alloca; crafty: -DALPHA
perlbnk: -DSPEC_CPU2000_DUNIX; vortex: -DSPEC_CPU2000_LP64
gap: -DSYS_HAS_CALLOC_PROTO -DSYS_IS_BSD -DSYS_HAS_IOCTL_PROTO
     -DSPEC_CPU2000_LP64
```

Information on UNIX V5.1B Patches can be found at
<http://ftpl.service.digital.com/public/unix/v5.1b/>



CINT2000 Result

Copyright ©1999-2004, Standard Performance Evaluation Corporation

Hewlett-Packard Company
AlphaServer ES47 7/1000

SPECint_rate2000 = 8.83
SPECint_rate_base2000 = 8.00

SPEC license #: 2 | Tested by: HP | Test date: Dec-2002 | Hardware Avail: Jan-2003 | Software Avail: Jan-2003

Notes/Tuning Information (Continued)

vm:

```
vm_bigpg_enabled = 1  
vm_bigpg_thresh=16  
vm_swap_eager = 0
```

proc:

```
max_per_proc_address_space = 0x40000000000  
max_per_proc_data_size = 0x40000000000  
max_per_proc_stack_size = 0x40000000000  
max_proc_per_user = 2048  
max_threads_per_user = 0  
maxusers = 16384  
per_proc_address_space = 0x40000000000  
per_proc_data_size = 0x40000000000  
per_proc_stack_size = 0x40000000000
```

In the ES47, there are two cpus per shelf. Each cpu has its own 4GB of memory. Neither of the cpus can be physically removed. For 1 cpu results measured on a 2 cpu system, one cpu was turned off at boot time using the /etc/sysconfigtab setting "cpu_enabled_mask=0". The cpu's 4GB of memory was also physically removed.